]> git.zerfleddert.de Git - proxmark3-svn/blobdiff - armsrc/hitagS.c
fix HitagS simulation erors (issue #605) (#606)
[proxmark3-svn] / armsrc / hitagS.c
index 99565f1b39b9dccd5faefc6f963a3937c2995ed2..7d36d84b988283e866ea28ccfe81350042713c91 100644 (file)
@@ -12,7 +12,6 @@
 //-----------------------------------------------------------------------------
 
 
-#include <stdio.h>
 #include <stdlib.h>
 #include "proxmark3.h"
 #include "apps.h"
@@ -986,46 +985,45 @@ void SimulateHitagSTag(bool tag_mem_supplied, byte_t* data) {
                tag.max_page=0;
        //con1
        tag.auth=0;
-       if((tag.pages[1][2]&0x80)==1)
+       if (tag.pages[1][2]&0x80)
                tag.auth=1;
        tag.LCON=0;
-       if((tag.pages[1][2]&0x2)==1)
+       if (tag.pages[1][2]&0x2)
                tag.LCON=1;
        tag.LKP=0;
-       if((tag.pages[1][2]&0x1)==1)
+       if (tag.pages[1][2]&0x1)
                tag.LKP=1;
        //con2
        //0=read write 1=read only
        tag.LCK7=0;
-       if((tag.pages[1][1]&0x80)==1)
+       if (tag.pages[1][1]&0x80)
                tag.LCK7=1;
        tag.LCK6=0;
-       if((tag.pages[1][1]&0x40)==1)
+       if (tag.pages[1][1]&0x40)
                tag.LCK6=1;
        tag.LCK5=0;
-       if((tag.pages[1][1]&0x20)==1)
+       if (tag.pages[1][1]&0x20)
                tag.LCK5=1;
        tag.LCK4=0;
-       if((tag.pages[1][1]&0x10)==1)
+       if (tag.pages[1][1]&0x10)
                tag.LCK4=1;
        tag.LCK3=0;
-       if((tag.pages[1][1]&0x8)==1)
+       if (tag.pages[1][1]&0x8)
                tag.LCK3=1;
        tag.LCK2=0;
-       if((tag.pages[1][1]&0x4)==1)
+       if (tag.pages[1][1]&0x4)
                tag.LCK2=1;
        tag.LCK1=0;
-       if((tag.pages[1][1]&0x2)==1)
+       if (tag.pages[1][1]&0x2)
                tag.LCK1=1;
        tag.LCK0=0;
-       if((tag.pages[1][1]&0x1)==1)
+       if (tag.pages[1][1]&0x1)
                tag.LCK0=1;
 
 // Set up simulator mode, frequency divisor which will drive the FPGA
 // and analog mux selection.
        FpgaDownloadAndGo(FPGA_BITSTREAM_LF);
-       FpgaWriteConfWord(
-       FPGA_MAJOR_MODE_LF_EDGE_DETECT | FPGA_LF_EDGE_DETECT_READER_FIELD);
+       FpgaWriteConfWord(FPGA_MAJOR_MODE_LF_EDGE_DETECT);
        FpgaSendCommand(FPGA_CMD_SET_DIVISOR, 95); //125Khz
        SetAdcMuxFor(GPIO_MUXSEL_LOPKD);
        RELAY_OFF();
Impressum, Datenschutz