]> git.zerfleddert.de Git - proxmark3-svn/blame_incremental - armsrc/fpgaloader.h
CHG: moved to header filer
[proxmark3-svn] / armsrc / fpgaloader.h
... / ...
CommitLineData
1//-----------------------------------------------------------------------------
2// Jonathan Westhues, April 2006
3// iZsh <izsh at fail0verflow.com>, 2014
4//
5// This code is licensed to you under the terms of the GNU GPL, version 2 or,
6// at your option, any later version. See the LICENSE.txt file for the text of
7// the license.
8//-----------------------------------------------------------------------------
9// Routines to load the FPGA image, and then to configure the FPGA's major
10// mode once it is configured.
11//-----------------------------------------------------------------------------
12
13void FpgaSendCommand(uint16_t cmd, uint16_t v);
14void FpgaWriteConfWord(uint8_t v);
15void FpgaDownloadAndGo(int bitstream_version);
16void FpgaGatherVersion(int bitstream_version, char *dst, int len);
17void FpgaSetupSscExt(uint8_t clearPCER);
18void FpgaSetupSsc(void);
19void SetupSpi(int mode);
20bool FpgaSetupSscDma(uint8_t *buf, int len);
21void Fpga_print_status();
22#define FpgaDisableSscDma(void) AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTDIS;
23#define FpgaEnableSscDma(void) AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTEN;
24void SetAdcMuxFor(uint32_t whichGpio);
25
26// definitions for multiple FPGA config files support
27#define FPGA_BITSTREAM_MAX 2 // the total number of FPGA bitstreams (configs)
28#define FPGA_BITSTREAM_ERR 0
29#define FPGA_BITSTREAM_LF 1
30#define FPGA_BITSTREAM_HF 2
31
32// Definitions for the FPGA commands.
33#define FPGA_CMD_SET_CONFREG (1<<12)
34#define FPGA_CMD_SET_DIVISOR (2<<12)
35#define FPGA_CMD_SET_USER_BYTE1 (3<<12)
36// Definitions for the FPGA configuration word.
37// LF
38#define FPGA_MAJOR_MODE_LF_ADC (0<<5)
39#define FPGA_MAJOR_MODE_LF_EDGE_DETECT (1<<5)
40#define FPGA_MAJOR_MODE_LF_PASSTHRU (2<<5)
41// HF
42#define FPGA_MAJOR_MODE_HF_READER_TX (0<<5)
43#define FPGA_MAJOR_MODE_HF_READER_RX_XCORR (1<<5)
44#define FPGA_MAJOR_MODE_HF_SIMULATOR (2<<5)
45#define FPGA_MAJOR_MODE_HF_ISO14443A (3<<5)
46#define FPGA_MAJOR_MODE_HF_SNOOP (4<<5)
47// BOTH
48#define FPGA_MAJOR_MODE_OFF (7<<5)
49// Options for LF_ADC
50#define FPGA_LF_ADC_READER_FIELD (1<<0)
51// Options for LF_EDGE_DETECT
52#define FPGA_CMD_SET_EDGE_DETECT_THRESHOLD FPGA_CMD_SET_USER_BYTE1
53#define FPGA_LF_EDGE_DETECT_READER_FIELD (1<<0)
54#define FPGA_LF_EDGE_DETECT_TOGGLE_MODE (1<<1)
55// Options for the HF reader, tx to tag
56#define FPGA_HF_READER_TX_SHALLOW_MOD (1<<0)
57// Options for the HF reader, correlating against rx from tag
58#define FPGA_HF_READER_RX_XCORR_848_KHZ (1<<0)
59#define FPGA_HF_READER_RX_XCORR_SNOOP (1<<1)
60#define FPGA_HF_READER_RX_XCORR_QUARTER_FREQ (1<<2)
61// Options for the HF simulated tag, how to modulate
62#define FPGA_HF_SIMULATOR_NO_MODULATION (0<<0) // 0000
63#define FPGA_HF_SIMULATOR_MODULATE_BPSK (1<<0) // 0001
64#define FPGA_HF_SIMULATOR_MODULATE_212K (2<<0) // 0010
65#define FPGA_HF_SIMULATOR_MODULATE_424K (4<<0) // 0100
66#define FPGA_HF_SIMULATOR_MODULATE_424K_8BIT 0x5 // 0101
67// no 848K
68
69// Options for ISO14443A
70#define FPGA_HF_ISO14443A_SNIFFER (0<<0)
71#define FPGA_HF_ISO14443A_TAGSIM_LISTEN (1<<0)
72#define FPGA_HF_ISO14443A_TAGSIM_MOD (2<<0)
73#define FPGA_HF_ISO14443A_READER_LISTEN (3<<0)
74#define FPGA_HF_ISO14443A_READER_MOD (4<<0)
Impressum, Datenschutz