Update README.md

[proxmark3-svn] / fpga / testbed_fpga.v

diff --git a/fpga/testbed_fpga.v b/fpga/testbed_fpga.v
index 3ef2766ae2395e649088597e78392d708b552b07..f62255db347b90eb1df23842863b14d8272be035 100644 (file)
--- a/fpga/testbed_fpga.v
+++ b/fpga/testbed_fpga.v
@@ -1,50 +1,50 @@
-`include "fpga.v"\r
-\r
-module testbed_fpga;\r
-    reg spck, mosi, ncs;\r
-    wire miso;\r
-    reg pck0i, ck_1356meg, ck_1356megb;\r
-    wire pwr_lo, pwr_hi, pwr_oe1, pwr_oe2, pwr_oe3, pwr_oe4;\r
-    reg [7:0] adc_d;\r
-    wire adc_clk, adc_noe;\r
-    reg ssp_dout;\r
-    wire ssp_frame, ssp_din, ssp_clk;\r
-\r
-    fpga dut(\r
-        spck, miso, mosi, ncs,\r
-        pck0i, ck_1356meg, ck_1356megb,\r
-        pwr_lo, pwr_hi, pwr_oe1, pwr_oe2, pwr_oe3, pwr_oe4,\r
-        adc_d, adc_clk, adc_noe,\r
-        ssp_frame, ssp_din, ssp_dout, ssp_clk\r
-    );\r
-\r
-       integer i;\r
-\r
-       initial begin\r
-\r
-               // init inputs\r
-               #5 ncs=1;\r
-               #5 spck = 1;\r
-               #5 mosi = 1;\r
-\r
-               #50 ncs=0;\r
-               for (i = 0 ;  i < 8 ;  i = i + 1) begin\r
-                       #5 mosi = $random;\r
-                       #5 spck = 0;\r
-                       #5 spck = 1;\r
-               end\r
-               #5 ncs=1;\r
-\r
-               #50 ncs=0;\r
-               for (i = 0 ;  i < 8 ;  i = i + 1) begin\r
-                       #5 mosi = $random;\r
-                       #5 spck = 0;\r
-                       #5 spck = 1;\r
-               end\r
-               #5 ncs=1;\r
-\r
-               #50 mosi=1;\r
-               $finish;\r
-       end\r
-       \r
-endmodule // main\r
+`include "fpga.v"
+
+module testbed_fpga;
+    reg spck, mosi, ncs;
+    wire miso;
+    reg pck0i, ck_1356meg, ck_1356megb;
+    wire pwr_lo, pwr_hi, pwr_oe1, pwr_oe2, pwr_oe3, pwr_oe4;
+    reg [7:0] adc_d;
+    wire adc_clk, adc_noe;
+    reg ssp_dout;
+    wire ssp_frame, ssp_din, ssp_clk;
+
+    fpga dut(
+        spck, miso, mosi, ncs,
+        pck0i, ck_1356meg, ck_1356megb,
+        pwr_lo, pwr_hi, pwr_oe1, pwr_oe2, pwr_oe3, pwr_oe4,
+        adc_d, adc_clk, adc_noe,
+        ssp_frame, ssp_din, ssp_dout, ssp_clk
+    );
+
+       integer i;
+
+       initial begin
+
+               // init inputs
+               #5 ncs=1;
+               #5 spck = 1;
+               #5 mosi = 1;
+
+               #50 ncs=0;
+               for (i = 0 ;  i < 8 ;  i = i + 1) begin
+                       #5 mosi = $random;
+                       #5 spck = 0;
+                       #5 spck = 1;
+               end
+               #5 ncs=1;
+
+               #50 ncs=0;
+               for (i = 0 ;  i < 8 ;  i = i + 1) begin
+                       #5 mosi = $random;
+                       #5 spck = 0;
+                       #5 spck = 1;
+               end
+               #5 ncs=1;
+
+               #50 mosi=1;
+               $finish;
+       end
+       
+endmodule // main