summary |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
779d9a0)
+fix a comment typo
+ move clear bigbuf after fpgadownloadandgo...
## [unreleased][unreleased]
### Changed
## [unreleased][unreleased]
### Changed
+- Adjusted `lf cmdread` to respond to client when complete and the client will then automatically call `data samples`
- Improved backdoor detection missbehaving magic s50/1k tag (Fl0-0)
- Deleted wipe functionality from `hf mf csetuid` (Merlok)
- Changed `hf mf nested` logic (Merlok)
- Improved backdoor detection missbehaving magic s50/1k tag (Fl0-0)
- Deleted wipe functionality from `hf mf csetuid` (Merlok)
- Changed `hf mf nested` logic (Merlok)
- Changed start sequence in Qt mode (fix: short commands hangs main Qt thread) (Merlok)
### Added
- Changed start sequence in Qt mode (fix: short commands hangs main Qt thread) (Merlok)
### Added
+- Added a bitbang mode to `lf cmdread` if delay is 0 the cmd bits turn off and on the antenna with 0 and 1 respectively (marshmellow)
- Added PAC/Stanley detection to lf search (marshmellow)
- Added lf pac demod and lf pac read - extracts the raw blocks from a PAC/Stanley tag (marshmellow)
- Added hf mf c* commands compatibity for 4k and gen1b backdoor (Fl0-0)
- Added PAC/Stanley detection to lf search (marshmellow)
- Added lf pac demod and lf pac read - extracts the raw blocks from a PAC/Stanley tag (marshmellow)
- Added hf mf c* commands compatibity for 4k and gen1b backdoor (Fl0-0)
// use lf config settings
sample_config *sc = getSamplingConfig();
// use lf config settings
sample_config *sc = getSamplingConfig();
- // clear read buffer
- BigBuf_Clear_keep_EM();
- /* Make sure the tag is reset */
+ // Make sure the tag is reset
FpgaDownloadAndGo(FPGA_BITSTREAM_LF);
FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
WaitMS(2500);
FpgaDownloadAndGo(FPGA_BITSTREAM_LF);
FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
WaitMS(2500);
+ // clear read buffer (after fpga bitstream loaded...)
+ BigBuf_Clear_keep_EM();
+
// power on
LFSetupFPGAForADC(sc->divisor, 1);
// power on
LFSetupFPGAForADC(sc->divisor, 1);
-* acquisition of Cotag LF signal. Similart to other LF, since the Cotag has such long datarate RF/384
+* acquisition of Cotag LF signal. Similar to other LF, since the Cotag has such long datarate RF/384
* and is Manchester?, we directly gather the manchester data into bigbuff
**/
#define COTAG_T1 384
* and is Manchester?, we directly gather the manchester data into bigbuff
**/
#define COTAG_T1 384