changes
[raggedstone] / ethernet / source / pci / pci_user_constants.v
CommitLineData
40a1f26c 1//////////////////////////////////////////////////////////////////////
2//// ////
3//// File name "pci_user_constants.v" ////
4//// ////
5//// This file is part of the "PCI bridge" project ////
6//// http://www.opencores.org/cores/pci/ ////
7//// ////
8//// Author(s): ////
9//// - Miha Dolenc (mihad@opencores.org) ////
10//// - Tadej Markovic (tadej@opencores.org) ////
11//// ////
12//////////////////////////////////////////////////////////////////////
13//// ////
14//// Copyright (C) 2000 Miha Dolenc, mihad@opencores.org ////
15//// ////
16//// This source file may be used and distributed without ////
17//// restriction provided that this copyright statement is not ////
18//// removed from the file and that any derivative work contains ////
19//// the original copyright notice and the associated disclaimer. ////
20//// ////
21//// This source file is free software; you can redistribute it ////
22//// and/or modify it under the terms of the GNU Lesser General ////
23//// Public License as published by the Free Software Foundation; ////
24//// either version 2.1 of the License, or (at your option) any ////
25//// later version. ////
26//// ////
27//// This source is distributed in the hope that it will be ////
28//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
29//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
30//// PURPOSE. See the GNU Lesser General Public License for more ////
31//// details. ////
32//// ////
33//// You should have received a copy of the GNU Lesser General ////
34//// Public License along with this source; if not, download it ////
35//// from http://www.opencores.org/lgpl.shtml ////
36//// ////
37//////////////////////////////////////////////////////////////////////
38//
39// CVS Revision History
40//
41// $Log: pci_user_constants.v,v $
2268f768 42// Revision 1.2 2007-03-20 20:56:19 sithglan
43// changes
44//
45// Revision 1.1 2007/03/20 17:50:56 sithglan
40a1f26c 46// add shit
47//
48// Revision 1.15 2004/08/19 15:27:34 mihad
49// Changed minimum pci image size to 256 bytes because
50// of some PC system problems with size of IO images.
51//
52// Revision 1.14 2004/07/07 12:45:01 mihad
53// Added SubsystemVendorID, SubsystemID, MAXLatency, MinGnt defines.
54// Enabled value loading from serial EEPROM for all of the above + VendorID and DeviceID registers.
55//
56// Revision 1.13 2004/01/24 11:54:18 mihad
57// Update! SPOCI Implemented!
58//
59// Revision 1.12 2003/12/28 09:54:48 fr2201
60// def_wb_imagex_addr_map defined correctly
61//
62// Revision 1.11 2003/12/28 09:20:00 fr2201
63// Reset values for PCI, WB defined (PCI_TAx,WB_BAx,WB_TAx,WB_AMx,WB_BAx_MEM_IO)
64//
65// Revision 1.10 2003/12/19 11:11:30 mihad
66// Compact PCI Hot Swap support added.
67// New testcases added.
68// Specification updated.
69// Test application changed to support WB B3 cycles.
70//
71// Revision 1.9 2003/08/03 18:05:06 mihad
72// Added limited WISHBONE B3 support for WISHBONE Slave Unit.
73// Doesn't support full speed bursts yet.
74//
75// Revision 1.8 2003/03/14 15:31:57 mihad
76// Entered the option to disable no response counter in wb master.
77//
78// Revision 1.7 2003/01/27 17:05:50 mihad
79// Updated.
80//
81// Revision 1.6 2003/01/27 16:51:19 mihad
82// Old files with wrong names removed.
83//
84// Revision 1.5 2003/01/21 16:06:56 mihad
85// Bug fixes, testcases added.
86//
87// Revision 1.4 2002/09/30 17:22:45 mihad
88// Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!
89//
90// Revision 1.3 2002/08/13 11:03:53 mihad
91// Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image
92//
93// Revision 1.2 2002/03/05 11:53:47 mihad
94// Added some testcases, removed un-needed fifo signals
95//
96// Revision 1.1 2002/02/01 14:43:31 mihad
97// *** empty log message ***
98//
99//
100
101// Fifo implementation defines:
102// If FPGA and XILINX are defined, Xilinx's BlockSelectRAM+ is instantiated for Fifo storage.
103// 16 bit width is used, so 8 bits of address ( 256 ) locations are available. If RAM_DONT_SHARE is not defined (commented out),
104// then one block RAM is shared between two FIFOs. That means each Fifo can have a maximum address length of 7 - depth of 128 and only 6 block rams are used
105// If RAM_DONT_SHARE is defined ( not commented out ), then 12 block RAMs are used and each Fifo can have a maximum address length of 8 ( 256 locations )
106// If FPGA is not defined, then ASIC RAMs are used. Currently there is only one version of ARTISAN RAM supported. User should generate synchronous RAM with
107// width of 40 and instantiate it in pci_tpram.v. If RAM_DONT_SHARE is defined, then these can be dual port rams ( write port
108// in one clock domain, read in other ), otherwise it must be two port RAM ( read and write ports in both clock domains ).
109// If RAM_DONT_SHARE is defined, then all RAM address lengths must be specified accordingly, otherwise there are two relevant lengths - PCI_FIFO_RAM_ADDR_LENGTH and
110// WB_FIFO_RAM_ADDR_LENGTH.
111
112`define WBW_ADDR_LENGTH 4
113`define WBR_ADDR_LENGTH 4
114`define PCIW_ADDR_LENGTH 3
115`define PCIR_ADDR_LENGTH 3
116
2268f768 117`define FPGA
118`define XILINX
40a1f26c 119
120`define WB_RAM_DONT_SHARE
121`define PCI_RAM_DONT_SHARE
122
123`ifdef FPGA
124 `ifdef XILINX
125 `define PCI_FIFO_RAM_ADDR_LENGTH 8 // PCI target unit fifo storage definition
126 `define WB_FIFO_RAM_ADDR_LENGTH 8 // WB slave unit fifo storage definition
127 `define PCI_XILINX_RAMB4
128 `define WB_XILINX_RAMB4
129 //`define PCI_XILINX_DIST_RAM
130 //`define WB_XILINX_DIST_RAM
131 `endif
132`else
133 `define PCI_FIFO_RAM_ADDR_LENGTH 3 // PCI target unit fifo storage definition when RAM sharing is used ( both pcir and pciw fifo use same instance of RAM )
134 `define WB_FIFO_RAM_ADDR_LENGTH 4 // WB slave unit fifo storage definition when RAM sharing is used ( both wbr and wbw fifo use same instance of RAM )
135// `define WB_ARTISAN_SDP
136// `define PCI_ARTISAN_SDP
137// `define PCI_VS_STP
138// `define WB_VS_STP
139`endif
140
141// these two defines allow user to select active high or low output enables on PCI bus signals, depending on
142// output buffers instantiated. Xilinx FPGAs use active low output enables.
2268f768 143// `define ACTIVE_LOW_OE
144`define ACTIVE_HIGH_OE
40a1f26c 145
146// HOST/GUEST implementation selection - see design document and specification for description of each implementation
147// only one can be defined at same time
148//`define HOST
149`define GUEST
150
151// if NO_CNF_IMAGE is commented out, then READ-ONLY access to configuration space is ENABLED:
152// - ENABLED Read-Only access from WISHBONE for GUEST bridges
153// - ENABLED Read-Only access from PCI for HOST bridges
154// with defining NO_CNF_IMAGE, one decoder and one multiplexer are saved
155`define NO_CNF_IMAGE
156
157// number defined here specifies how many MS bits in PCI address are compared with base address, to decode
158// accesses. Maximum number allows for minimum image size ( number = 20, image size = 4KB ), minimum number
159// allows for maximum image size ( number = 1, image size = 2GB ). If you intend on using different sizes of PCI images,
160// you have to define a number of minimum sized image and enlarge others by specifying different address mask.
161// smaller the number here, faster the decoder operation
162`define PCI_NUM_OF_DEC_ADDR_LINES 24
163
164// no. of PCI Target IMAGES
165// - PCI provides 6 base address registers for image implementation.
166// PCI_IMAGE1 definition is not required and has no effect, since PCI image 1 is always implemented
167// If GUEST is defined, PCI Image 0 is also always implemented and is used for configuration space
168// access.
169// If HOST is defined and NO_CNF_IMAGE is not, then PCI Image 0 is used for Read Only access to configuration
170// space. If HOST is defined and NO_CNF_IMAGE is defined, then user can define PCI_IMAGE0 as normal image, and there
171// is no access to Configuration space possible from PCI bus.
172// Implementation of all other PCI images is selected by defining PCI_IMAGE2 through PCI_IMAGE5 regardles of HOST
173// or GUEST implementation.
174`ifdef HOST
175 `ifdef NO_CNF_IMAGE
176 //`define PCI_IMAGE0
177 `endif
178`endif
179
180//`define PCI_IMAGE2
181//`define PCI_IMAGE3
182//`define PCI_IMAGE4
183//`define PCI_IMAGE5
184
185// initial value for PCI image address masks. Address masks can be defined in enabled state,
186// to allow device independent software to detect size of image and map base addresses to
187// memory space. If initial mask for an image is defined as 0, then device independent software
188// won't detect base address implemented and device dependent software will have to configure
189// address masks as well as base addresses!
190// Don't define PCI_AMx to 24'hffff_ff for memory images! Use that just for I/O images.
191`define PCI_AM0 24'hffff_f0
192`define PCI_AM1 24'hffff_ff
193`define PCI_AM2 24'hffff_f0
194`define PCI_AM3 24'hffff_f0
195`define PCI_AM4 24'hffff_f0
196`define PCI_AM5 24'hffff_f0
197
198// initial value for PCI image maping to MEMORY or IO spaces. If initial define is set to 0,
199// then IMAGE with that base address points to MEMORY space, othervise it points ti IO space. D
200// Device independent software sets the base addresses acording to MEMORY or IO maping!
201`define PCI_BA0_MEM_IO 1'b0 // considered only when PCI_IMAGE0 is used as general PCI-WB image!
202`define PCI_BA1_MEM_IO 1'b1
203`define PCI_BA2_MEM_IO 1'b0
204`define PCI_BA3_MEM_IO 1'b0
205`define PCI_BA4_MEM_IO 1'b0
206`define PCI_BA5_MEM_IO 1'b0
207
208// initial value for PCI translation addresses. The initial values
209// are set after reset. When ADDR_TRAN_IMPL is defined then then Images
210// are transleted to this adresses whithout access to pci_ta registers.
211`define PCI_TA0 24'h0000_0
212`define PCI_TA1 24'h0000_0
213`define PCI_TA2 24'h0000_0
214`define PCI_TA3 24'h0000_0
215`define PCI_TA4 24'h0000_0
216`define PCI_TA5 24'h0000_0
217
218`define PCI_AT_EN0 1'b0
219`define PCI_AT_EN1 1'b0
220`define PCI_AT_EN2 1'b0
221`define PCI_AT_EN3 1'b0
222`define PCI_AT_EN4 1'b0
223`define PCI_AT_EN5 1'b0
224
225// number defined here specifies how many MS bits in WB address are compared with base address, to decode
226// accesses. Maximum number allows for minimum image size ( number = 20, image size = 4KB ), minimum number
227// allows for maximum image size ( number = 1, image size = 2GB ). If you intend on using different sizes of WB images,
228// you have to define a number of minimum sized image and enlarge others by specifying different address mask.
229// smaller the number here, faster the decoder operation
230`define WB_NUM_OF_DEC_ADDR_LINES 1
231
232// no. of WISHBONE Slave IMAGES
233// WB image 0 is always used for access to configuration space. In case configuration space access is not implemented,
234// ( both GUEST and NO_CNF_IMAGE defined ), then WB image 0 is not implemented. User doesn't need to define image 0.
235// WB Image 1 is always implemented and user doesnt need to specify its definition
236// WB images' 2 through 5 implementation by defining each one.
237`define WB_IMAGE2
238//`define WB_IMAGE3
239//`define WB_IMAGE4
240//`define WB_IMAGE5
241
242//Address bar register defines the base address for each image.
243//To asccess bus without Software configuration.
244`define WB_BA1 20'h0000_0
245`define WB_BA2 20'h8000_0
246`define WB_BA3 20'h0000_0
247`define WB_BA4 20'h0000_0
248`define WB_BA5 20'h0000_0
249
250// initial value for WB image maping to MEMORY or IO spaces. If initial define is set to 0,
251// then IMAGE with that base address points to MEMORY space, othervise it points ti IO space.
252`define WB_BA1_MEM_IO 1'b0
253`define WB_BA2_MEM_IO 1'b0
254`define WB_BA3_MEM_IO 1'b0
255`define WB_BA4_MEM_IO 1'b0
256`define WB_BA5_MEM_IO 1'b0
257
258// initial value for WB image address masks.
259`define WB_AM1 20'h8000_0
260`define WB_AM2 20'h8000_0
261`define WB_AM3 20'h0000_0
262`define WB_AM4 20'h0000_0
263`define WB_AM5 20'h0000_0
264
265// initial value for WB translation addresses. The initial values
266// are set after reset. When ADDR_TRAN_IMPL is defined then then Images
267// are transleted to this adresses whithout access to pci_ta registers.
268`define WB_TA1 20'h0000_0
269`define WB_TA2 20'h0000_0
270`define WB_TA3 20'h0000_0
271`define WB_TA4 20'h0000_0
272`define WB_TA5 20'h0000_0
273
274`define WB_AT_EN1 1'b0
275`define WB_AT_EN2 1'b0
276`define WB_AT_EN3 1'b0
277`define WB_AT_EN4 1'b0
278`define WB_AT_EN5 1'b0
279
280// If this define is commented out, then address translation will not be implemented.
281// addresses will pass through bridge unchanged, regardles of address translation enable bits.
282// Address translation also slows down the decoding
283//When ADDR_TRAN_IMPL this define is present then adress translation is enabled after reset.
284//`define ADDR_TRAN_IMPL
285
286// decode speed for WISHBONE definition - initial cycle on WISHBONE bus will take 1 WS for FAST, 2 WSs for MEDIUM and 3 WSs for slow.
287// slower decode speed can be used, to provide enough time for address to be decoded.
288`define WB_DECODE_FAST
289//`define WB_DECODE_MEDIUM
290//`define WB_DECODE_SLOW
291
292// Base address for Configuration space access from WB bus. This value cannot be changed during runtime
293`define WB_CONFIGURATION_BASE 20'h0000_0
294
295// Turn registered WISHBONE slave outputs on or off
296// all outputs from WB Slave state machine are registered, if this is defined - WB bus outputs as well as
297// outputs to internals of the core.
298//`define REGISTER_WBS_OUTPUTS
299
300/*-----------------------------------------------------------------------------------------------------------
301Core speed definition - used for simulation and 66MHz Capable bit value in status register indicating 66MHz
302capable device
303-----------------------------------------------------------------------------------------------------------*/
304`define PCI33
305//`define PCI66
306
307/*-----------------------------------------------------------------------------------------------------------
308[000h-00Ch] First 4 DWORDs (32-bit) of PCI configuration header - the same regardless of the HEADER type !
309 Vendor_ID is an ID for a specific vendor defined by PCI_SIG - 2321h does not belong to anyone (e.g.
310 Xilinx's Vendor_ID is 10EEh and Altera's Vendor_ID is 1172h). Device_ID and Revision_ID should be used
311 together by application.
312-----------------------------------------------------------------------------------------------------------*/
313`define HEADER_VENDOR_ID 16'h1895
314`define HEADER_DEVICE_ID 16'h0001
315`define HEADER_REVISION_ID 8'h01
316`define HEADER_SUBSYS_VENDOR_ID 16'h1895
317`define HEADER_SUBSYS_ID 16'h0001
318`define HEADER_MAX_LAT 8'h1a
319`define HEADER_MIN_GNT 8'h08
320
321// MAX Retry counter value for WISHBONE Master state-machine
322// This value is 8-bit because of 8-bit retry counter !!!
323`define WB_RTY_CNT_MAX 8'hff
324
325// define the macro below to disable internal retry generation in the wishbone master interface
326// used when wb master accesses extremly slow devices.
327`define PCI_WBM_NO_RESPONSE_CNT_DISABLE
328
329`define PCI_WB_REV_B3
330//`define PCI_WBS_B3_RTY_DISABLE
331
332`ifdef GUEST
333// `define PCI_CPCI_HS_IMPLEMENT
334// `define PCI_SPOCI
335`endif
336
Impressum, Datenschutz