hack to let the ethernet project build again. timing is broken now...

[raggedstone] / ethernet / ethernet.xcf

MODEL "eth_top" incremental_synthesis = yes;
MODEL "pci_bridge32" incremental_synthesis = yes;