27f6f620 |
1 | LIBRARY ieee; |
2 | USE ieee.std_logic_1164.ALL; |
3 | |
4 | entity ethernet is |
40a1f26c |
5 | PORT( |
6 | PCI_AD : INOUT std_logic_vector(31 downto 0); |
7 | PCI_CLOCK : IN std_logic; |
8 | PCI_IDSEL : IN std_logic; |
9 | PCI_CBEn : INOUT std_logic_vector (3 downto 0); |
10 | PCI_FRAMEn : INOUT std_logic; |
11 | PCI_IRDYn : INOUT std_logic; |
12 | PCI_RSTn : INOUT std_logic; |
13 | PCI_DEVSELn : INOUT std_logic; |
14 | PCI_INTAn : INOUT std_logic; |
15 | PCI_PERRn : INOUT std_logic; |
16 | PCI_SERRn : INOUT std_logic; |
17 | PCI_STOPn : INOUT std_logic; |
18 | PCI_TRDYn : INOUT std_logic; |
19 | PCI_PAR : INOUT std_logic; |
20 | PCI_REQn : OUT std_logic; |
21 | PCI_GNTn : IN std_logic; |
22 | |
23 | MTX_CLK_PAD_I : IN std_logic; |
24 | MTXD_PAD_O : OUT std_logic_vector (3 downto 0); |
25 | MTXEN_PAD_O : OUT std_logic; |
26 | MRX_CLK_PAD_I : IN std_logic; |
27 | MRXD_PAD_I : IN std_logic_vector (3 downto 0); |
28 | MRXDV_PAD_I : IN std_logic; |
29 | MRXERR_PAD_I : IN std_logic; |
30 | MCOLL_PAD_I : IN std_logic; |
31 | MCRS_PAD_I : IN std_logic; |
32 | MD_PAD_IO : INOUT std_logic; |
4d7b5fdd |
33 | MDC_PAD_O : OUT std_logic; |
34 | |
35 | LED_2 : OUT std_logic |
40a1f26c |
36 | ); |
27f6f620 |
37 | end ethernet; |
40a1f26c |
38 | |
27f6f620 |
39 | architecture ethernet_arch of ethernet is |
40a1f26c |
40 | |
41 | COMPONENT eth_top |
42 | PORT( |
43 | wb_clk_i : IN std_logic; |
44 | wb_rst_i : IN std_logic; |
45 | wb_dat_i : IN std_logic_vector(31 downto 0); |
46 | wb_adr_i : IN std_logic_vector(11 downto 2); |
47 | wb_sel_i : IN std_logic_vector(3 downto 0); |
48 | wb_we_i : IN std_logic; |
49 | wb_cyc_i : IN std_logic; |
50 | wb_stb_i : IN std_logic; |
51 | m_wb_dat_i : IN std_logic_vector(31 downto 0); |
52 | m_wb_ack_i : IN std_logic; |
53 | m_wb_err_i : IN std_logic; |
54 | mtx_clk_pad_i : IN std_logic; |
55 | mrx_clk_pad_i : IN std_logic; |
56 | mrxd_pad_i : IN std_logic_vector(3 downto 0); |
57 | mrxdv_pad_i : IN std_logic; |
58 | mrxerr_pad_i : IN std_logic; |
59 | mcoll_pad_i : IN std_logic; |
60 | mcrs_pad_i : IN std_logic; |
61 | md_pad_i : IN std_logic; |
62 | wb_dat_o : OUT std_logic_vector(31 downto 0); |
63 | wb_ack_o : OUT std_logic; |
64 | wb_err_o : OUT std_logic; |
65 | m_wb_adr_o : OUT std_logic_vector(31 downto 0); |
66 | m_wb_sel_o : OUT std_logic_vector(3 downto 0); |
67 | m_wb_we_o : OUT std_logic; |
68 | m_wb_dat_o : OUT std_logic_vector(31 downto 0); |
69 | m_wb_cyc_o : OUT std_logic; |
70 | m_wb_stb_o : OUT std_logic; |
71 | mtxd_pad_o : OUT std_logic_vector(3 downto 0); |
72 | mtxen_pad_o : OUT std_logic; |
73 | mtxerr_pad_o : OUT std_logic; |
74 | mdc_pad_o : OUT std_logic; |
75 | md_pad_o : OUT std_logic; |
76 | md_padoe_o : OUT std_logic; |
361ec26f |
77 | m_wb_cti_o : OUT std_logic_vector(2 downto 0); |
78 | m_wb_bte_o : OUT std_logic_vector(1 downto 0); |
40a1f26c |
79 | int_o : OUT std_logic |
80 | ); |
81 | END COMPONENT; |
82 | |
83 | COMPONENT pci_bridge32 |
84 | PORT( |
85 | wb_clk_i : IN std_logic; |
86 | wb_rst_i : IN std_logic; |
87 | wb_int_i : IN std_logic; |
88 | wbs_adr_i : IN std_logic_vector(31 downto 0); |
89 | wbs_dat_i : IN std_logic_vector(31 downto 0); |
90 | wbs_sel_i : IN std_logic_vector(3 downto 0); |
91 | wbs_cyc_i : IN std_logic; |
92 | wbs_stb_i : IN std_logic; |
93 | wbs_we_i : IN std_logic; |
94 | wbs_cti_i : IN std_logic_vector(2 downto 0); |
95 | wbs_bte_i : IN std_logic_vector(1 downto 0); |
96 | wbm_dat_i : IN std_logic_vector(31 downto 0); |
97 | wbm_ack_i : IN std_logic; |
98 | wbm_rty_i : IN std_logic; |
99 | wbm_err_i : IN std_logic; |
100 | pci_clk_i : IN std_logic; |
101 | pci_rst_i : IN std_logic; |
102 | pci_inta_i : IN std_logic; |
103 | pci_gnt_i : IN std_logic; |
104 | pci_frame_i : IN std_logic; |
105 | pci_irdy_i : IN std_logic; |
106 | pci_idsel_i : IN std_logic; |
107 | pci_devsel_i : IN std_logic; |
108 | pci_trdy_i : IN std_logic; |
109 | pci_stop_i : IN std_logic; |
110 | pci_ad_i : IN std_logic_vector(31 downto 0); |
111 | pci_cbe_i : IN std_logic_vector(3 downto 0); |
112 | pci_par_i : IN std_logic; |
113 | pci_perr_i : IN std_logic; |
114 | wb_rst_o : OUT std_logic; |
115 | wb_int_o : OUT std_logic; |
116 | wbs_dat_o : OUT std_logic_vector(31 downto 0); |
117 | wbs_ack_o : OUT std_logic; |
118 | wbs_rty_o : OUT std_logic; |
119 | wbs_err_o : OUT std_logic; |
120 | wbm_adr_o : OUT std_logic_vector(31 downto 0); |
121 | wbm_dat_o : OUT std_logic_vector(31 downto 0); |
122 | wbm_sel_o : OUT std_logic_vector(3 downto 0); |
123 | wbm_cyc_o : OUT std_logic; |
124 | wbm_stb_o : OUT std_logic; |
125 | wbm_we_o : OUT std_logic; |
126 | wbm_cti_o : OUT std_logic_vector(2 downto 0); |
127 | wbm_bte_o : OUT std_logic_vector(1 downto 0); |
128 | pci_rst_o : OUT std_logic; |
129 | pci_inta_o : OUT std_logic; |
130 | pci_rst_oe_o : OUT std_logic; |
131 | pci_inta_oe_o : OUT std_logic; |
132 | pci_req_o : OUT std_logic; |
133 | pci_req_oe_o : OUT std_logic; |
134 | pci_frame_o : OUT std_logic; |
135 | pci_frame_oe_o : OUT std_logic; |
136 | pci_irdy_oe_o : OUT std_logic; |
137 | pci_devsel_oe_o : OUT std_logic; |
138 | pci_trdy_oe_o : OUT std_logic; |
139 | pci_stop_oe_o : OUT std_logic; |
140 | pci_ad_oe_o : OUT std_logic_vector(31 downto 0); |
141 | pci_cbe_oe_o : OUT std_logic_vector(3 downto 0); |
142 | pci_irdy_o : OUT std_logic; |
143 | pci_devsel_o : OUT std_logic; |
144 | pci_trdy_o : OUT std_logic; |
145 | pci_stop_o : OUT std_logic; |
146 | pci_ad_o : OUT std_logic_vector(31 downto 0); |
147 | pci_cbe_o : OUT std_logic_vector(3 downto 0); |
148 | pci_par_o : OUT std_logic; |
149 | pci_par_oe_o : OUT std_logic; |
150 | pci_perr_o : OUT std_logic; |
151 | pci_perr_oe_o : OUT std_logic; |
152 | pci_serr_o : OUT std_logic; |
153 | pci_serr_oe_o : OUT std_logic |
154 | ); |
155 | END COMPONENT; |
156 | |
c8b3e197 |
157 | component icon |
158 | port ( |
159 | control0 : out std_logic_vector(35 downto 0) |
70f633de |
160 | ); |
c8b3e197 |
161 | end component; |
162 | |
163 | component ila |
164 | port ( |
165 | control : in std_logic_vector(35 downto 0); |
166 | clk : in std_logic; |
167 | data : in std_logic_vector(63 downto 0); |
168 | trig0 : in std_logic_vector(31 downto 0) |
169 | ); |
170 | end component; |
70f633de |
171 | |
40a1f26c |
172 | signal pci_rst_o : std_logic; |
173 | signal pci_rst_oe_o : std_logic; |
174 | signal pci_inta_o : std_logic; |
175 | signal pci_inta_oe_o : std_logic; |
176 | signal pci_req_o : std_logic; |
177 | signal pci_req_oe_o : std_logic; |
178 | signal pci_frame_o : std_logic; |
179 | signal pci_frame_oe_o : std_logic; |
180 | signal pci_irdy_o : std_logic; |
181 | signal pci_irdy_oe_o : std_logic; |
182 | signal pci_devsel_o : std_logic; |
183 | signal pci_devsel_oe_o : std_logic; |
184 | signal pci_trdy_o : std_logic; |
185 | signal pci_trdy_oe_o : std_logic; |
186 | signal pci_stop_o : std_logic; |
187 | signal pci_stop_oe_o : std_logic; |
188 | signal pci_par_o : std_logic; |
189 | signal pci_par_oe_o : std_logic; |
190 | signal pci_perr_o : std_logic; |
191 | signal pci_perr_oe_o : std_logic; |
192 | signal pci_serr_o : std_logic; |
193 | signal pci_serr_oe_o : std_logic; |
27f6f620 |
194 | signal pci_ad_oe_o : std_logic_vector(31 downto 0); |
195 | signal pci_cbe_oe_o : std_logic_vector(3 downto 0); |
40a1f26c |
196 | signal pci_ad_o : std_logic_vector (31 downto 0); |
197 | signal pci_cbe_o : std_logic_vector (3 downto 0); |
198 | |
27f6f620 |
199 | signal wb_clk_i : std_logic; |
200 | signal wb_rst_i : std_logic; |
201 | signal wb_dat_i : std_logic_vector (31 downto 0); |
202 | signal wb_dat_o : std_logic_vector (31 downto 0); |
203 | signal wb_adr_i : std_logic_vector (11 downto 2); |
204 | signal wb_sel_i : std_logic_vector (3 downto 0); |
205 | signal wb_we_i : std_logic; |
206 | signal wb_cyc_i : std_logic; |
207 | signal wb_stb_i : std_logic; |
208 | signal wb_ack_o : std_logic; |
209 | signal wb_err_o : std_logic; |
210 | signal m_wb_adr_o : std_logic_vector(31 downto 0); |
211 | signal m_wb_sel_o : std_logic_vector(3 downto 0); |
212 | signal m_wb_we_o : std_logic; |
213 | signal m_wb_dat_o : std_logic_vector(31 downto 0); |
214 | signal m_wb_dat_i : std_logic_vector(31 downto 0); |
215 | signal m_wb_cyc_o : std_logic; |
216 | signal m_wb_stb_o : std_logic; |
217 | signal m_wb_ack_i : std_logic; |
218 | signal m_wb_err_i : std_logic; |
219 | signal md_pad_o : std_logic; |
220 | signal md_padoe_o : std_logic; |
221 | signal int_o : std_logic; |
222 | signal wbm_adr_o : std_logic_vector(31 downto 0); |
223 | |
361ec26f |
224 | signal m_wb_cti_o : std_logic_vector(2 downto 0); |
225 | signal m_wb_bte_o : std_logic_vector(1 downto 0); |
226 | |
c8b3e197 |
227 | signal control0 : std_logic_vector(35 downto 0); |
228 | signal data : std_logic_vector(63 downto 0); |
229 | signal trig0 : std_logic_vector(31 downto 0); |
230 | |
231 | |
40a1f26c |
232 | BEGIN |
233 | |
221bd70b |
234 | PCI_RSTn <= pci_rst_o when (pci_rst_oe_o = '1') else 'Z'; |
235 | PCI_INTAn <= pci_inta_o when (pci_inta_oe_o = '1') else 'Z'; |
236 | PCI_REQn <= pci_req_o when (pci_req_oe_o = '1') else 'Z'; |
237 | PCI_FRAMEn <= pci_frame_o when (pci_frame_oe_o = '1') else 'Z'; |
238 | PCI_IRDYn <= pci_irdy_o when (pci_irdy_oe_o = '1') else 'Z'; |
239 | PCI_DEVSELn <= pci_devsel_o when (pci_devsel_oe_o = '1') else 'Z'; |
240 | PCI_TRDYn <= pci_trdy_o when (pci_trdy_oe_o = '1') else 'Z'; |
241 | PCI_STOPn <= pci_stop_o when (pci_stop_oe_o = '1') else 'Z'; |
27f6f620 |
242 | PCI_PAR <= pci_par_o when (pci_par_oe_o = '1') else 'Z'; |
221bd70b |
243 | PCI_PERRn <= pci_perr_o when (pci_perr_oe_o = '1') else 'Z'; |
244 | PCI_SERRn <= pci_serr_o when (pci_serr_oe_o = '1') else 'Z'; |
27f6f620 |
245 | MD_PAD_IO <= md_pad_o when (md_padoe_o = '1') else 'Z'; |
246 | |
247 | BLA1: FOR i in 31 downto 0 generate |
248 | PCI_AD(i) <= pci_ad_o(i) when (pci_ad_oe_o(i) = '1') else 'Z'; |
249 | end generate; |
250 | |
251 | BLA2: FOR i in 3 downto 0 generate |
252 | PCI_CBEn(i) <= pci_cbe_o(i) when (pci_cbe_oe_o(i) = '1') else 'Z'; |
253 | end generate; |
254 | |
255 | wb_adr_i <= wbm_adr_o (11 downto 2); |
40a1f26c |
256 | |
2c4b2f25 |
257 | wb_clk_i <= PCI_CLOCK; |
258 | |
c8b3e197 |
259 | data(31 downto 0) <= wbm_adr_o; |
260 | data(63 downto 32) <= (others => '0'); |
261 | |
262 | trig(31 downto 0) <= ( |
263 | 0 => wb_stb_i, |
264 | others => '0' |
265 | ); |
266 | |
40a1f26c |
267 | Inst_pci_bridge32: pci_bridge32 PORT MAP( |
27f6f620 |
268 | wb_clk_i => wb_clk_i , |
269 | wb_rst_i => '0', |
270 | wb_rst_o => wb_rst_i, |
271 | wb_int_i => int_o, |
272 | -- wb_int_o => , |
273 | wbs_adr_i => m_wb_adr_o , |
274 | wbs_dat_i => m_wb_dat_o, |
275 | wbs_dat_o => m_wb_dat_i, |
276 | wbs_sel_i => m_wb_sel_o, |
277 | wbs_cyc_i => m_wb_cyc_o, |
278 | wbs_stb_i => m_wb_stb_o, |
279 | wbs_we_i => m_wb_we_o, |
361ec26f |
280 | wbs_cti_i => m_wb_cti_o, |
281 | wbs_bte_i => m_wb_bte_o, |
27f6f620 |
282 | wbs_ack_o => m_wb_ack_i, |
283 | -- wbs_rty_o => , |
284 | wbs_err_o => m_wb_err_i, |
285 | wbm_adr_o => wbm_adr_o, |
286 | wbm_dat_i => wb_dat_o, |
287 | wbm_dat_o => wb_dat_i, |
288 | wbm_sel_o => wb_sel_i, |
289 | wbm_cyc_o => wb_cyc_i, |
290 | wbm_stb_o => wb_stb_i, |
291 | wbm_we_o => wb_we_i, |
292 | -- wbm_cti_o => , |
293 | -- wbm_bte_o => , |
294 | wbm_ack_i => wb_ack_o , |
295 | wbm_rty_i => '0', |
296 | wbm_err_i => wb_err_o, |
40a1f26c |
297 | pci_clk_i => PCI_CLOCK, |
221bd70b |
298 | pci_rst_i => PCI_RSTn, |
40a1f26c |
299 | pci_rst_o => pci_rst_o , |
300 | pci_rst_oe_o => pci_rst_oe_o, |
221bd70b |
301 | pci_inta_i => PCI_INTAn, |
40a1f26c |
302 | pci_inta_o => pci_inta_o, |
303 | pci_inta_oe_o => pci_inta_oe_o, |
304 | pci_req_o => pci_req_o, |
305 | pci_req_oe_o => pci_req_oe_o, |
221bd70b |
306 | pci_gnt_i => PCI_GNTn, |
307 | pci_frame_i => PCI_FRAMEn, |
40a1f26c |
308 | pci_frame_o => pci_frame_o, |
309 | pci_frame_oe_o => pci_frame_oe_o, |
310 | pci_irdy_oe_o => pci_irdy_oe_o, |
311 | pci_devsel_oe_o => pci_devsel_oe_o, |
312 | pci_trdy_oe_o => pci_trdy_oe_o, |
313 | pci_stop_oe_o => pci_stop_oe_o, |
314 | pci_ad_oe_o => pci_ad_oe_o, |
315 | pci_cbe_oe_o => pci_cbe_oe_o, |
221bd70b |
316 | pci_irdy_i => PCI_IRDYn, |
40a1f26c |
317 | pci_irdy_o => pci_irdy_o, |
318 | pci_idsel_i => PCI_IDSEL, |
221bd70b |
319 | pci_devsel_i => PCI_DEVSELn, |
40a1f26c |
320 | pci_devsel_o => pci_devsel_o, |
221bd70b |
321 | pci_trdy_i => PCI_TRDYn, |
40a1f26c |
322 | pci_trdy_o => pci_trdy_o, |
221bd70b |
323 | pci_stop_i => PCI_STOPn, |
40a1f26c |
324 | pci_stop_o => pci_stop_o, |
325 | pci_ad_i => PCI_AD, |
326 | pci_ad_o => pci_ad_o, |
221bd70b |
327 | pci_cbe_i => PCI_CBEn, |
40a1f26c |
328 | pci_cbe_o => pci_cbe_o, |
329 | pci_par_i => PCI_PAR, |
330 | pci_par_o => pci_par_o, |
331 | pci_par_oe_o => pci_par_oe_o, |
221bd70b |
332 | pci_perr_i => PCI_PERRn, |
40a1f26c |
333 | pci_perr_o => pci_perr_o, |
334 | pci_perr_oe_o => pci_perr_oe_o, |
335 | pci_serr_o => pci_serr_o, |
336 | pci_serr_oe_o => pci_serr_oe_o |
337 | ); |
338 | |
339 | Inst_eth_top: eth_top PORT MAP( |
27f6f620 |
340 | wb_clk_i => wb_clk_i , |
341 | wb_rst_i => wb_rst_i , |
342 | wb_dat_i => wb_dat_i , |
343 | wb_dat_o => wb_dat_o , |
344 | wb_adr_i => wb_adr_i , |
345 | wb_sel_i => wb_sel_i , |
346 | wb_we_i => wb_we_i , |
347 | wb_cyc_i => wb_cyc_i , |
348 | wb_stb_i => wb_stb_i , |
349 | wb_ack_o => wb_ack_o , |
350 | wb_err_o => wb_err_o , |
351 | m_wb_adr_o => m_wb_adr_o, |
352 | m_wb_sel_o => m_wb_sel_o, |
353 | m_wb_we_o => m_wb_we_o , |
354 | m_wb_dat_o => m_wb_dat_o, |
355 | m_wb_dat_i => m_wb_dat_i, |
356 | m_wb_cyc_o => m_wb_cyc_o, |
357 | m_wb_stb_o => m_wb_stb_o, |
358 | m_wb_ack_i => m_wb_ack_i, |
359 | m_wb_err_i => m_wb_err_i, |
360 | mtx_clk_pad_i => MTX_CLK_PAD_I, |
361 | mtxd_pad_o => MTXD_PAD_O, |
362 | mtxen_pad_o => MTXEN_PAD_O, |
4d7b5fdd |
363 | mtxerr_pad_o => LED_2, |
27f6f620 |
364 | mrx_clk_pad_i => MRX_CLK_PAD_I, |
365 | mrxd_pad_i => MRXD_PAD_I, |
366 | mrxdv_pad_i => MRXDV_PAD_I, |
367 | mrxerr_pad_i => MRXERR_PAD_I, |
368 | mcoll_pad_i => MCOLL_PAD_I, |
369 | mcrs_pad_i => MCRS_PAD_I, |
370 | mdc_pad_o => MDC_PAD_O, |
371 | md_pad_i => MD_PAD_IO, |
372 | md_pad_o => md_pad_o, |
373 | md_padoe_o => md_padoe_o, |
361ec26f |
374 | m_wb_cti_o => m_wb_cti_o, |
375 | m_wb_bte_o => m_wb_bte_o, |
27f6f620 |
376 | int_o => int_o |
40a1f26c |
377 | ); |
378 | |
c8b3e197 |
379 | i_icon : icon |
380 | port map ( |
381 | control0 => control0 |
382 | ); |
383 | |
384 | i_ila : ila |
385 | port map ( |
386 | control => control0, |
387 | clk => PCI_CLOCK, |
388 | data => data, |
389 | trig0 => trig0 |
390 | ); |
70f633de |
391 | |
27f6f620 |
392 | end architecture ethernet_arch; |