git.zerfleddert.de Git - raggedstone/blame_incremental

... / ...

Commit	Line	Data
	1	library ieee;\r
	2	use ieee.std_logic_1164.all;\r
	3	use ieee.std_logic_arith.all;\r
	4	use ieee.std_logic_unsigned.all;\r
	5	\r
	6	entity dhwk is\r
	7	port (\r
	8	\r
	9	-- General \r
	10	PCI_CLK : in std_logic;\r
	11	PCI_nRES : in std_logic;\r
	12	\r
	13	-- PCI target 32bits\r
	14	PCI_AD : inout std_logic_vector(31 downto 0);\r
	15	PCI_CBE : in std_logic_vector(3 downto 0);\r
	16	PCI_PAR : out std_logic; \r
	17	PCI_nFRAME : in std_logic;\r
	18	PCI_nIRDY : in std_logic;\r
	19	PCI_nTRDY : out std_logic;\r
	20	PCI_nDEVSEL : out std_logic;\r
	21	PCI_nSTOP : out std_logic;\r
	22	PCI_IDSEL : in std_logic;\r
	23	PCI_nPERR : out std_logic;\r
	24	PCI_nSERR : out std_logic;\r
	25	PCI_nINT : out std_logic;\r
	26	\r
	27	-- debug signals\r
	28	LED3 : out std_logic;\r
	29	LED2 : out std_logic;\r
	30	LED4 : out std_logic;\r
	31	LED5 : out std_logic\r
	32	\r
	33	);\r
	34	end dhwk;\r
	35	\r
	36	\r
	37	architecture dhwk_arch of dhwk is\r
	38	\r
	39	\r
	40	component pci32tlite\r
	41	port (\r
	42	\r
	43	-- General \r
	44	clk33 : in std_logic;\r
	45	nrst : in std_logic;\r
	46	\r
	47	-- PCI target 32bits\r
	48	ad : inout std_logic_vector(31 downto 0);\r
	49	cbe : in std_logic_vector(3 downto 0);\r
	50	par : out std_logic; \r
	51	frame : in std_logic;\r
	52	irdy : in std_logic;\r
	53	trdy : out std_logic;\r
	54	devsel : out std_logic;\r
	55	stop : out std_logic;\r
	56	idsel : in std_logic;\r
	57	perr : out std_logic;\r
	58	serr : out std_logic;\r
	59	intb : out std_logic;\r
	60	\r
	61	-- Master whisbone\r
	62	wb_adr_o : out std_logic_vector(24 downto 1); \r
	63	wb_dat_i : in std_logic_vector(15 downto 0);\r
	64	wb_dat_o : out std_logic_vector(15 downto 0);\r
	65	wb_sel_o : out std_logic_vector(1 downto 0);\r
	66	wb_we_o : out std_logic;\r
	67	wb_stb_o : out std_logic;\r
	68	wb_cyc_o : out std_logic;\r
	69	wb_ack_i : in std_logic;\r
	70	wb_err_i : in std_logic;\r
	71	wb_int_i : in std_logic;\r
	72	\r
	73	-- debug signals\r
	74	debug_init : out std_logic;\r
	75	debug_access : out std_logic \r
	76	\r
	77	);\r
	78	end component;\r
	79	\r
	80	component heartbeat\r
	81	port (\r
	82	clk_i : in std_logic;\r
	83	nrst_i : in std_logic;\r
	84	led2_o : out std_logic;\r
	85	led3_o : out std_logic;\r
	86	led4_o : out std_logic;\r
	87	led5_o : out std_logic\r
	88	);\r
	89	end component;\r
	90	\r
	91	component generic_fifo_sc_a\r
	92	port (\r
	93	clk : in std_logic;\r
	94	rst : in std_logic;\r
	95	clr : in std_logic;\r
	96	din : in std_logic_vector(7 downto 0);\r
	97	we : in std_logic;\r
	98	dout : out std_logic_vector(7 downto 0);\r
	99	re : in std_logic;\r
	100	full : out std_logic;\r
	101	full_r : out std_logic;\r
	102	empty : out std_logic;\r
	103	empty_r : out std_logic;\r
	104	full_n : out std_logic;\r
	105	full_n_r : out std_logic;\r
	106	empty_n : out std_logic;\r
	107	empty_n_r : out std_logic;\r
	108	level : out std_logic_vector(1 downto 0)\r
	109	);\r
	110	end component;\r
	111	\r
	112	component wb_7seg_new\r
	113	port (\r
	114	clk_i : in std_logic;\r
	115	nrst_i : in std_logic;\r
	116	\r
	117	wb_adr_i : in std_logic_vector(24 downto 1);\r
	118	wb_dat_o : out std_logic_vector(15 downto 0);\r
	119	wb_dat_i : in std_logic_vector(15 downto 0);\r
	120	wb_sel_i : in std_logic_vector(1 downto 0);\r
	121	wb_we_i : in std_logic;\r
	122	wb_stb_i : in std_logic;\r
	123	wb_cyc_i : in std_logic;\r
	124	wb_ack_o : out std_logic;\r
	125	wb_err_o : out std_logic;\r
	126	wb_int_o : out std_logic;\r
	127	\r
	128	DISP_SEL : inout std_logic_vector(3 downto 0);\r
	129	DISP_LED : out std_logic_vector(6 downto 0)\r
	130	);\r
	131	end component;\r
	132	\r
	133	signal wb_adr : std_logic_vector(24 downto 1); \r
	134	signal wb_dat_out : std_logic_vector(15 downto 0);\r
	135	signal wb_dat_in : std_logic_vector(15 downto 0);\r
	136	signal wb_sel : std_logic_vector(1 downto 0);\r
	137	signal wb_we : std_logic;\r
	138	signal wb_stb : std_logic;\r
	139	signal wb_cyc : std_logic;\r
	140	signal wb_ack : std_logic;\r
	141	signal wb_err : std_logic;\r
	142	signal wb_int : std_logic;\r
	143	\r
	144	\r
	145	begin\r
	146	\r
	147	u_pci: component pci32tlite\r
	148	port map(\r
	149	clk33 => PCI_CLK,\r
	150	nrst => PCI_nRES,\r
	151	ad => PCI_AD,\r
	152	cbe => PCI_CBE,\r
	153	par => PCI_PAR,\r
	154	frame => PCI_nFRAME,\r
	155	irdy => PCI_nIRDY,\r
	156	trdy => PCI_nTRDY,\r
	157	devsel => PCI_nDEVSEL,\r
	158	stop => PCI_nSTOP,\r
	159	idsel => PCI_IDSEL,\r
	160	perr => PCI_nPERR,\r
	161	serr => PCI_nSERR,\r
	162	intb => PCI_nINT,\r
	163	wb_adr_o => wb_adr, \r
	164	wb_dat_i => wb_dat_out,\r
	165	wb_dat_o => wb_dat_in,\r
	166	wb_sel_o => wb_sel, \r
	167	wb_we_o => wb_we,\r
	168	wb_stb_o => wb_stb, \r
	169	wb_cyc_o => wb_cyc,\r
	170	wb_ack_i => wb_ack,\r
	171	wb_err_i => wb_err,\r
	172	wb_int_i => wb_int\r
	173	-- debug_init => LED3,\r
	174	-- debug_access => LED2\r
	175	);\r
	176	\r
	177	my_heartbeat: component heartbeat\r
	178	port map( \r
	179	clk_i => PCI_CLK,\r
	180	nrst_i => PCI_nRES,\r
	181	led2_o => LED2,\r
	182	led3_o => LED3,\r
	183	led4_o => LED4,\r
	184	led5_o => LED5\r
	185	);\r
	186	\r
	187	end dhwk_arch;\r