entity heartbeat is
generic (
- divider : integer := 33000000
+ divider : std_logic_vector(31 downto 0) := X"01F78A40"
);
port (
counter := counter + 1;
if counter = divider then
state := not state;
+ counter := (others => '0');
end if;
end if;
end if;