changes

[raggedstone] / ethernet / source / pci / pci_user_constants.v

diff --git a/ethernet/source/pci/pci_user_constants.v b/ethernet/source/pci/pci_user_constants.v
index 22ef572a11510086778b5040c9021301e7f13b96..2415dced76afabb242aca5d42300561b72bd4812 100644 (file)
--- a/ethernet/source/pci/pci_user_constants.v
+++ b/ethernet/source/pci/pci_user_constants.v
@@ -39,7 +39,10 @@
 // CVS Revision History
 //
 // $Log: pci_user_constants.v,v $
-// Revision 1.1  2007-03-20 17:50:56  sithglan
+// Revision 1.2  2007-03-20 20:56:19  sithglan
+// changes
+//
+// Revision 1.1  2007/03/20 17:50:56  sithglan
 // add shit
 //
 // Revision 1.15  2004/08/19 15:27:34  mihad
@@ -111,8 +114,8 @@
 `define PCIW_ADDR_LENGTH 3
 `define PCIR_ADDR_LENGTH 3
 
-//`define FPGA
-//`define XILINX
+`define FPGA
+`define XILINX
 
 `define WB_RAM_DONT_SHARE
 `define PCI_RAM_DONT_SHARE
@@ -137,8 +140,8 @@
 
 // these two defines allow user to select active high or low output enables on PCI bus signals, depending on
 // output buffers instantiated. Xilinx FPGAs use active low output enables.
-`define ACTIVE_LOW_OE
-//`define ACTIVE_HIGH_OE
+// `define ACTIVE_LOW_OE
+`define ACTIVE_HIGH_OE
 
 // HOST/GUEST implementation selection - see design document and specification for description of each implementation
 // only one can be defined at same time