]> git.zerfleddert.de Git - proxmark3-svn/blob - armsrc/fpgaloader.c
fix WaitForResponse (without timeout)
[proxmark3-svn] / armsrc / fpgaloader.c
1 //-----------------------------------------------------------------------------
2 // Jonathan Westhues, April 2006
3 // iZsh <izsh at fail0verflow.com>, 2014
4 //
5 // This code is licensed to you under the terms of the GNU GPL, version 2 or,
6 // at your option, any later version. See the LICENSE.txt file for the text of
7 // the license.
8 //-----------------------------------------------------------------------------
9 // Routines to load the FPGA image, and then to configure the FPGA's major
10 // mode once it is configured.
11 //-----------------------------------------------------------------------------
12
13 #include "fpgaloader.h"
14
15 #include <stdint.h>
16 #include <stddef.h>
17 #include <stdbool.h>
18 #include "apps.h"
19 #include "fpga.h"
20 #include "proxmark3.h"
21 #include "util.h"
22 #include "string.h"
23 #include "BigBuf.h"
24 #include "zlib.h"
25
26 // remember which version of the bitstream we have already downloaded to the FPGA
27 static int downloaded_bitstream = 0;
28
29 // this is where the bitstreams are located in memory:
30 extern uint8_t _binary_obj_fpga_all_bit_z_start, _binary_obj_fpga_all_bit_z_end;
31
32 static uint8_t *fpga_image_ptr = NULL;
33 static uint32_t uncompressed_bytes_cnt;
34
35 #define OUTPUT_BUFFER_LEN 80
36
37 //-----------------------------------------------------------------------------
38 // Set up the Serial Peripheral Interface as master
39 // Used to write the FPGA config word
40 // May also be used to write to other SPI attached devices like an LCD
41 //-----------------------------------------------------------------------------
42 void SetupSpi(int mode)
43 {
44 // PA10 -> SPI_NCS2 chip select (LCD)
45 // PA11 -> SPI_NCS0 chip select (FPGA)
46 // PA12 -> SPI_MISO Master-In Slave-Out
47 // PA13 -> SPI_MOSI Master-Out Slave-In
48 // PA14 -> SPI_SPCK Serial Clock
49
50 // Disable PIO control of the following pins, allows use by the SPI peripheral
51 AT91C_BASE_PIOA->PIO_PDR =
52 GPIO_NCS0 |
53 GPIO_NCS2 |
54 GPIO_MISO |
55 GPIO_MOSI |
56 GPIO_SPCK;
57
58 AT91C_BASE_PIOA->PIO_ASR =
59 GPIO_NCS0 |
60 GPIO_MISO |
61 GPIO_MOSI |
62 GPIO_SPCK;
63
64 AT91C_BASE_PIOA->PIO_BSR = GPIO_NCS2;
65
66 //enable the SPI Peripheral clock
67 AT91C_BASE_PMC->PMC_PCER = (1<<AT91C_ID_SPI);
68 // Enable SPI
69 AT91C_BASE_SPI->SPI_CR = AT91C_SPI_SPIEN;
70
71 switch (mode) {
72 case SPI_FPGA_MODE:
73 AT91C_BASE_SPI->SPI_MR =
74 ( 0 << 24) | // Delay between chip selects (take default: 6 MCK periods)
75 (14 << 16) | // Peripheral Chip Select (selects FPGA SPI_NCS0 or PA11)
76 ( 0 << 7) | // Local Loopback Disabled
77 ( 1 << 4) | // Mode Fault Detection disabled
78 ( 0 << 2) | // Chip selects connected directly to peripheral
79 ( 0 << 1) | // Fixed Peripheral Select
80 ( 1 << 0); // Master Mode
81 AT91C_BASE_SPI->SPI_CSR[0] =
82 ( 1 << 24) | // Delay between Consecutive Transfers (32 MCK periods)
83 ( 1 << 16) | // Delay Before SPCK (1 MCK period)
84 ( 6 << 8) | // Serial Clock Baud Rate (baudrate = MCK/6 = 24Mhz/6 = 4M baud
85 ( 8 << 4) | // Bits per Transfer (16 bits)
86 ( 0 << 3) | // Chip Select inactive after transfer
87 ( 1 << 1) | // Clock Phase data captured on leading edge, changes on following edge
88 ( 0 << 0); // Clock Polarity inactive state is logic 0
89 break;
90 case SPI_LCD_MODE:
91 AT91C_BASE_SPI->SPI_MR =
92 ( 0 << 24) | // Delay between chip selects (take default: 6 MCK periods)
93 (11 << 16) | // Peripheral Chip Select (selects LCD SPI_NCS2 or PA10)
94 ( 0 << 7) | // Local Loopback Disabled
95 ( 1 << 4) | // Mode Fault Detection disabled
96 ( 0 << 2) | // Chip selects connected directly to peripheral
97 ( 0 << 1) | // Fixed Peripheral Select
98 ( 1 << 0); // Master Mode
99 AT91C_BASE_SPI->SPI_CSR[2] =
100 ( 1 << 24) | // Delay between Consecutive Transfers (32 MCK periods)
101 ( 1 << 16) | // Delay Before SPCK (1 MCK period)
102 ( 6 << 8) | // Serial Clock Baud Rate (baudrate = MCK/6 = 24Mhz/6 = 4M baud
103 ( 1 << 4) | // Bits per Transfer (9 bits)
104 ( 0 << 3) | // Chip Select inactive after transfer
105 ( 1 << 1) | // Clock Phase data captured on leading edge, changes on following edge
106 ( 0 << 0); // Clock Polarity inactive state is logic 0
107 break;
108 default: // Disable SPI
109 AT91C_BASE_SPI->SPI_CR = AT91C_SPI_SPIDIS;
110 break;
111 }
112 }
113
114 //-----------------------------------------------------------------------------
115 // Set up the synchronous serial port with the set of options that fits
116 // the FPGA mode. Both RX and TX are always enabled.
117 //-----------------------------------------------------------------------------
118 void FpgaSetupSsc(uint16_t FPGA_mode) {
119 // First configure the GPIOs, and get ourselves a clock.
120 AT91C_BASE_PIOA->PIO_ASR =
121 GPIO_SSC_FRAME |
122 GPIO_SSC_DIN |
123 GPIO_SSC_DOUT |
124 GPIO_SSC_CLK;
125 AT91C_BASE_PIOA->PIO_PDR = GPIO_SSC_DOUT;
126
127 AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_SSC);
128
129 // Now set up the SSC proper, starting from a known state.
130 AT91C_BASE_SSC->SSC_CR = AT91C_SSC_SWRST;
131
132 // RX clock comes from TX clock, RX starts on Transmit Start,
133 // data and frame signal is sampled on falling edge of RK
134 AT91C_BASE_SSC->SSC_RCMR = SSC_CLOCK_MODE_SELECT(1) | SSC_CLOCK_MODE_START(1);
135
136 // 8, 16 or 32 bits per transfer, no loopback, MSB first, 1 transfer per sync
137 // pulse, no output sync
138 if ((FPGA_mode & 0x1c0) == FPGA_MAJOR_MODE_HF_READER && FpgaGetCurrent() == FPGA_BITSTREAM_HF) {
139 AT91C_BASE_SSC->SSC_RFMR = SSC_FRAME_MODE_BITS_IN_WORD(16) | AT91C_SSC_MSBF | SSC_FRAME_MODE_WORDS_PER_TRANSFER(0);
140 } else {
141 AT91C_BASE_SSC->SSC_RFMR = SSC_FRAME_MODE_BITS_IN_WORD(8) | AT91C_SSC_MSBF | SSC_FRAME_MODE_WORDS_PER_TRANSFER(0);
142 }
143
144 // TX clock comes from TK pin, no clock output, outputs change on falling
145 // edge of TK, frame sync is sampled on rising edge of TK, start TX on rising edge of TF
146 AT91C_BASE_SSC->SSC_TCMR = SSC_CLOCK_MODE_SELECT(2) | SSC_CLOCK_MODE_START(5);
147
148 // tx framing is the same as the rx framing
149 AT91C_BASE_SSC->SSC_TFMR = AT91C_BASE_SSC->SSC_RFMR;
150
151 AT91C_BASE_SSC->SSC_CR = AT91C_SSC_RXEN | AT91C_SSC_TXEN;
152 }
153
154 //-----------------------------------------------------------------------------
155 // Set up DMA to receive samples from the FPGA. We will use the PDC, with
156 // a single buffer as a circular buffer (so that we just chain back to
157 // ourselves, not to another buffer). The stuff to manipulate those buffers
158 // is in apps.h, because it should be inlined, for speed.
159 //-----------------------------------------------------------------------------
160 bool FpgaSetupSscDma(uint8_t *buf, uint16_t sample_count)
161 {
162 if (buf == NULL) return false;
163
164 AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTDIS; // Disable DMA Transfer
165 AT91C_BASE_PDC_SSC->PDC_RPR = (uint32_t) buf; // transfer to this memory address
166 AT91C_BASE_PDC_SSC->PDC_RCR = sample_count; // transfer this many samples
167 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) buf; // next transfer to same memory address
168 AT91C_BASE_PDC_SSC->PDC_RNCR = sample_count; // ... with same number of samples
169 AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTEN; // go!
170 return true;
171 }
172
173
174 //----------------------------------------------------------------------------
175 // Uncompress (inflate) the FPGA data. Returns one decompressed byte with
176 // each call.
177 //----------------------------------------------------------------------------
178 static int get_from_fpga_combined_stream(z_streamp compressed_fpga_stream, uint8_t *output_buffer)
179 {
180 if (fpga_image_ptr == compressed_fpga_stream->next_out) { // need more data
181 compressed_fpga_stream->next_out = output_buffer;
182 compressed_fpga_stream->avail_out = OUTPUT_BUFFER_LEN;
183 fpga_image_ptr = output_buffer;
184 int res = inflate(compressed_fpga_stream, Z_SYNC_FLUSH);
185 if (res != Z_OK)
186 Dbprintf("inflate returned: %d, %s", res, compressed_fpga_stream->msg);
187
188 if (res < 0)
189 return res;
190 }
191
192 uncompressed_bytes_cnt++;
193
194 return *fpga_image_ptr++;
195 }
196
197 //----------------------------------------------------------------------------
198 // Undo the interleaving of several FPGA config files. FPGA config files
199 // are combined into one big file:
200 // 288 bytes from FPGA file 1, followed by 288 bytes from FGPA file 2, etc.
201 //----------------------------------------------------------------------------
202 static int get_from_fpga_stream(int bitstream_version, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
203 {
204 while((uncompressed_bytes_cnt / FPGA_INTERLEAVE_SIZE) % fpga_bitstream_num != (bitstream_version - 1)) {
205 // skip undesired data belonging to other bitstream_versions
206 get_from_fpga_combined_stream(compressed_fpga_stream, output_buffer);
207 }
208
209 return get_from_fpga_combined_stream(compressed_fpga_stream, output_buffer);
210
211 }
212
213
214 static voidpf fpga_inflate_malloc(voidpf opaque, uInt items, uInt size)
215 {
216 return BigBuf_malloc(items*size);
217 }
218
219
220 static void fpga_inflate_free(voidpf opaque, voidpf address)
221 {
222 BigBuf_free(); BigBuf_Clear_ext(false);
223 }
224
225
226 //----------------------------------------------------------------------------
227 // Initialize decompression of the respective (HF or LF) FPGA stream
228 //----------------------------------------------------------------------------
229 static bool reset_fpga_stream(int bitstream_version, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
230 {
231 uint8_t header[FPGA_BITSTREAM_FIXED_HEADER_SIZE];
232
233 uncompressed_bytes_cnt = 0;
234
235 // initialize z_stream structure for inflate:
236 compressed_fpga_stream->next_in = &_binary_obj_fpga_all_bit_z_start;
237 compressed_fpga_stream->avail_in = &_binary_obj_fpga_all_bit_z_end - &_binary_obj_fpga_all_bit_z_start;
238 compressed_fpga_stream->next_out = output_buffer;
239 compressed_fpga_stream->avail_out = OUTPUT_BUFFER_LEN;
240 compressed_fpga_stream->zalloc = &fpga_inflate_malloc;
241 compressed_fpga_stream->zfree = &fpga_inflate_free;
242
243 inflateInit2(compressed_fpga_stream, 0);
244
245 fpga_image_ptr = output_buffer;
246
247 for (uint16_t i = 0; i < FPGA_BITSTREAM_FIXED_HEADER_SIZE; i++) {
248 header[i] = get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
249 }
250
251 // Check for a valid .bit file (starts with bitparse_fixed_header)
252 if(memcmp(bitparse_fixed_header, header, FPGA_BITSTREAM_FIXED_HEADER_SIZE) == 0) {
253 return true;
254 } else {
255 return false;
256 }
257 }
258
259
260 static void DownloadFPGA_byte(unsigned char w)
261 {
262 #define SEND_BIT(x) { if(w & (1<<x) ) HIGH(GPIO_FPGA_DIN); else LOW(GPIO_FPGA_DIN); HIGH(GPIO_FPGA_CCLK); LOW(GPIO_FPGA_CCLK); }
263 SEND_BIT(7);
264 SEND_BIT(6);
265 SEND_BIT(5);
266 SEND_BIT(4);
267 SEND_BIT(3);
268 SEND_BIT(2);
269 SEND_BIT(1);
270 SEND_BIT(0);
271 }
272
273 // Download the fpga image starting at current stream position with length FpgaImageLen bytes
274 static void DownloadFPGA(int bitstream_version, int FpgaImageLen, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
275 {
276
277 //Dbprintf("DownloadFPGA(len: %d)", FpgaImageLen);
278
279 int i=0;
280
281 AT91C_BASE_PIOA->PIO_OER = GPIO_FPGA_ON;
282 AT91C_BASE_PIOA->PIO_PER = GPIO_FPGA_ON;
283 HIGH(GPIO_FPGA_ON); // ensure everything is powered on
284
285 SpinDelay(50);
286
287 LED_D_ON();
288
289 // These pins are inputs
290 AT91C_BASE_PIOA->PIO_ODR =
291 GPIO_FPGA_NINIT |
292 GPIO_FPGA_DONE;
293 // PIO controls the following pins
294 AT91C_BASE_PIOA->PIO_PER =
295 GPIO_FPGA_NINIT |
296 GPIO_FPGA_DONE;
297 // Enable pull-ups
298 AT91C_BASE_PIOA->PIO_PPUER =
299 GPIO_FPGA_NINIT |
300 GPIO_FPGA_DONE;
301
302 // setup initial logic state
303 HIGH(GPIO_FPGA_NPROGRAM);
304 LOW(GPIO_FPGA_CCLK);
305 LOW(GPIO_FPGA_DIN);
306 // These pins are outputs
307 AT91C_BASE_PIOA->PIO_OER =
308 GPIO_FPGA_NPROGRAM |
309 GPIO_FPGA_CCLK |
310 GPIO_FPGA_DIN;
311
312 // enter FPGA configuration mode
313 LOW(GPIO_FPGA_NPROGRAM);
314 SpinDelay(50);
315 HIGH(GPIO_FPGA_NPROGRAM);
316
317 i=100000;
318 // wait for FPGA ready to accept data signal
319 while ((i) && ( !(AT91C_BASE_PIOA->PIO_PDSR & GPIO_FPGA_NINIT ) ) ) {
320 i--;
321 }
322
323 // crude error indicator, leave both red LEDs on and return
324 if (i==0){
325 LED_C_ON();
326 LED_D_ON();
327 return;
328 }
329
330 for(i = 0; i < FpgaImageLen; i++) {
331 int b = get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
332 if (b < 0) {
333 Dbprintf("Error %d during FpgaDownload", b);
334 break;
335 }
336 DownloadFPGA_byte(b);
337 }
338
339 // continue to clock FPGA until ready signal goes high
340 i=100000;
341 while ( (i--) && ( !(AT91C_BASE_PIOA->PIO_PDSR & GPIO_FPGA_DONE ) ) ) {
342 HIGH(GPIO_FPGA_CCLK);
343 LOW(GPIO_FPGA_CCLK);
344 }
345 // crude error indicator, leave both red LEDs on and return
346 if (i==0){
347 LED_C_ON();
348 LED_D_ON();
349 return;
350 }
351 LED_D_OFF();
352 }
353
354
355 /* Simple Xilinx .bit parser. The file starts with the fixed opaque byte sequence
356 * 00 09 0f f0 0f f0 0f f0 0f f0 00 00 01
357 * After that the format is 1 byte section type (ASCII character), 2 byte length
358 * (big endian), <length> bytes content. Except for section 'e' which has 4 bytes
359 * length.
360 */
361 static int bitparse_find_section(int bitstream_version, char section_name, unsigned int *section_length, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
362 {
363 int result = 0;
364 #define MAX_FPGA_BIT_STREAM_HEADER_SEARCH 100 // maximum number of bytes to search for the requested section
365 uint16_t numbytes = 0;
366 while(numbytes < MAX_FPGA_BIT_STREAM_HEADER_SEARCH) {
367 char current_name = get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
368 numbytes++;
369 unsigned int current_length = 0;
370 if(current_name < 'a' || current_name > 'e') {
371 /* Strange section name, abort */
372 break;
373 }
374 current_length = 0;
375 switch(current_name) {
376 case 'e':
377 /* Four byte length field */
378 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 24;
379 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 16;
380 numbytes += 2;
381 default: /* Fall through, two byte length field */
382 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 8;
383 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 0;
384 numbytes += 2;
385 }
386
387 if(current_name != 'e' && current_length > 255) {
388 /* Maybe a parse error */
389 break;
390 }
391
392 if(current_name == section_name) {
393 /* Found it */
394 *section_length = current_length;
395 result = 1;
396 break;
397 }
398
399 for (uint16_t i = 0; i < current_length && numbytes < MAX_FPGA_BIT_STREAM_HEADER_SEARCH; i++) {
400 get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
401 numbytes++;
402 }
403 }
404
405 return result;
406 }
407
408
409 //----------------------------------------------------------------------------
410 // Check which FPGA image is currently loaded (if any). If necessary
411 // decompress and load the correct (HF or LF) image to the FPGA
412 //----------------------------------------------------------------------------
413 void FpgaDownloadAndGo(int bitstream_version)
414 {
415 z_stream compressed_fpga_stream;
416 uint8_t output_buffer[OUTPUT_BUFFER_LEN] = {0x00};
417
418 // check whether or not the bitstream is already loaded
419 if (downloaded_bitstream == bitstream_version) {
420 FpgaEnableTracing();
421 return;
422 }
423
424 // make sure that we have enough memory to decompress
425 BigBuf_free(); BigBuf_Clear_ext(false);
426
427 if (!reset_fpga_stream(bitstream_version, &compressed_fpga_stream, output_buffer)) {
428 return;
429 }
430
431 unsigned int bitstream_length;
432 if (bitparse_find_section(bitstream_version, 'e', &bitstream_length, &compressed_fpga_stream, output_buffer)) {
433 DownloadFPGA(bitstream_version, bitstream_length, &compressed_fpga_stream, output_buffer);
434 downloaded_bitstream = bitstream_version;
435 }
436
437 inflateEnd(&compressed_fpga_stream);
438
439 // turn off antenna
440 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
441
442 // free eventually allocated BigBuf memory
443 BigBuf_free(); BigBuf_Clear_ext(false);
444 }
445
446
447 //-----------------------------------------------------------------------------
448 // Send a 16 bit command/data pair to the FPGA.
449 // The bit format is: C3 C2 C1 C0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
450 // where C is the 4 bit command and D is the 12 bit data
451 //-----------------------------------------------------------------------------
452 void FpgaSendCommand(uint16_t cmd, uint16_t v) {
453 SetupSpi(SPI_FPGA_MODE);
454 while ((AT91C_BASE_SPI->SPI_SR & AT91C_SPI_TXEMPTY) == 0); // wait for the transfer to complete
455 AT91C_BASE_SPI->SPI_TDR = AT91C_SPI_LASTXFER | cmd | v; // send the data
456 }
457
458 //-----------------------------------------------------------------------------
459 // Write the FPGA setup word (that determines what mode the logic is in, read
460 // vs. clone vs. etc.). This is now a special case of FpgaSendCommand() to
461 // avoid changing this function's occurence everywhere in the source code.
462 //-----------------------------------------------------------------------------
463 void FpgaWriteConfWord(uint16_t v) {
464 FpgaSendCommand(FPGA_CMD_SET_CONFREG, v);
465 }
466
467 //-----------------------------------------------------------------------------
468 // enable/disable FPGA internal tracing
469 //-----------------------------------------------------------------------------
470 void FpgaEnableTracing(void) {
471 FpgaSendCommand(FPGA_CMD_TRACE_ENABLE, 1);
472 }
473
474 void FpgaDisableTracing(void) {
475 FpgaSendCommand(FPGA_CMD_TRACE_ENABLE, 0);
476 }
477
478 //-----------------------------------------------------------------------------
479 // Set up the CMOS switches that mux the ADC: four switches, independently
480 // closable, but should only close one at a time. Not an FPGA thing, but
481 // the samples from the ADC always flow through the FPGA.
482 //-----------------------------------------------------------------------------
483 void SetAdcMuxFor(uint32_t whichGpio)
484 {
485 AT91C_BASE_PIOA->PIO_OER =
486 GPIO_MUXSEL_HIPKD |
487 GPIO_MUXSEL_LOPKD |
488 GPIO_MUXSEL_LORAW |
489 GPIO_MUXSEL_HIRAW;
490
491 AT91C_BASE_PIOA->PIO_PER =
492 GPIO_MUXSEL_HIPKD |
493 GPIO_MUXSEL_LOPKD |
494 GPIO_MUXSEL_LORAW |
495 GPIO_MUXSEL_HIRAW;
496
497 LOW(GPIO_MUXSEL_HIPKD);
498 LOW(GPIO_MUXSEL_HIRAW);
499 LOW(GPIO_MUXSEL_LORAW);
500 LOW(GPIO_MUXSEL_LOPKD);
501
502 HIGH(whichGpio);
503 }
504
505 void Fpga_print_status(void) {
506 Dbprintf("Currently loaded FPGA image:");
507 Dbprintf(" %s", fpga_version_information[downloaded_bitstream-1]);
508 }
509
510 int FpgaGetCurrent() {
511 return downloaded_bitstream;
512 }
Impressum, Datenschutz