]>
Commit | Line | Data |
---|---|---|
15c4dc5a | 1 | //----------------------------------------------------------------------------- |
bd20f8f4 | 2 | // Jonathan Westhues, April 2006 |
62638f87 | 3 | // iZsh <izsh at fail0verflow.com>, 2014 |
bd20f8f4 | 4 | // |
5 | // This code is licensed to you under the terms of the GNU GPL, version 2 or, | |
6 | // at your option, any later version. See the LICENSE.txt file for the text of | |
7 | // the license. | |
8 | //----------------------------------------------------------------------------- | |
15c4dc5a | 9 | // Routines to load the FPGA image, and then to configure the FPGA's major |
10 | // mode once it is configured. | |
15c4dc5a | 11 | //----------------------------------------------------------------------------- |
add4d470 | 12 | |
13 | #include <stdint.h> | |
14 | #include <stddef.h> | |
15 | #include <stdbool.h> | |
16 | #include "fpgaloader.h" | |
e30c654b | 17 | #include "proxmark3.h" |
f7e3ed82 | 18 | #include "util.h" |
9ab7a6c7 | 19 | #include "string.h" |
add4d470 | 20 | #include "BigBuf.h" |
21 | #include "zlib.h" | |
22 | ||
23 | extern void Dbprintf(const char *fmt, ...); | |
15c4dc5a | 24 | |
e6153040 | 25 | // remember which version of the bitstream we have already downloaded to the FPGA |
26 | static int downloaded_bitstream = FPGA_BITSTREAM_ERR; | |
27 | ||
28 | // this is where the bitstreams are located in memory: | |
29 | extern uint8_t _binary_fpga_lf_bit_start, _binary_fpga_lf_bit_end; | |
30 | extern uint8_t _binary_fpga_hf_bit_start, _binary_fpga_hf_bit_end; | |
31 | static uint8_t *fpga_image_ptr = NULL; | |
32 | ||
33 | static const uint8_t _bitparse_fixed_header[] = {0x00, 0x09, 0x0f, 0xf0, 0x0f, 0xf0, 0x0f, 0xf0, 0x0f, 0xf0, 0x00, 0x00, 0x01}; | |
e6153040 | 34 | #define FPGA_BITSTREAM_FIXED_HEADER_SIZE sizeof(_bitparse_fixed_header) |
add4d470 | 35 | #define OUTPUT_BUFFER_LEN 80 |
e6153040 | 36 | |
15c4dc5a | 37 | //----------------------------------------------------------------------------- |
38 | // Set up the Serial Peripheral Interface as master | |
39 | // Used to write the FPGA config word | |
40 | // May also be used to write to other SPI attached devices like an LCD | |
41 | //----------------------------------------------------------------------------- | |
42 | void SetupSpi(int mode) | |
43 | { | |
44 | // PA10 -> SPI_NCS2 chip select (LCD) | |
45 | // PA11 -> SPI_NCS0 chip select (FPGA) | |
46 | // PA12 -> SPI_MISO Master-In Slave-Out | |
47 | // PA13 -> SPI_MOSI Master-Out Slave-In | |
48 | // PA14 -> SPI_SPCK Serial Clock | |
49 | ||
50 | // Disable PIO control of the following pins, allows use by the SPI peripheral | |
51 | AT91C_BASE_PIOA->PIO_PDR = | |
52 | GPIO_NCS0 | | |
53 | GPIO_NCS2 | | |
54 | GPIO_MISO | | |
55 | GPIO_MOSI | | |
56 | GPIO_SPCK; | |
57 | ||
58 | AT91C_BASE_PIOA->PIO_ASR = | |
59 | GPIO_NCS0 | | |
60 | GPIO_MISO | | |
61 | GPIO_MOSI | | |
62 | GPIO_SPCK; | |
63 | ||
64 | AT91C_BASE_PIOA->PIO_BSR = GPIO_NCS2; | |
65 | ||
66 | //enable the SPI Peripheral clock | |
67 | AT91C_BASE_PMC->PMC_PCER = (1<<AT91C_ID_SPI); | |
68 | // Enable SPI | |
69 | AT91C_BASE_SPI->SPI_CR = AT91C_SPI_SPIEN; | |
70 | ||
71 | switch (mode) { | |
72 | case SPI_FPGA_MODE: | |
73 | AT91C_BASE_SPI->SPI_MR = | |
74 | ( 0 << 24) | // Delay between chip selects (take default: 6 MCK periods) | |
75 | (14 << 16) | // Peripheral Chip Select (selects FPGA SPI_NCS0 or PA11) | |
76 | ( 0 << 7) | // Local Loopback Disabled | |
77 | ( 1 << 4) | // Mode Fault Detection disabled | |
78 | ( 0 << 2) | // Chip selects connected directly to peripheral | |
79 | ( 0 << 1) | // Fixed Peripheral Select | |
80 | ( 1 << 0); // Master Mode | |
81 | AT91C_BASE_SPI->SPI_CSR[0] = | |
82 | ( 1 << 24) | // Delay between Consecutive Transfers (32 MCK periods) | |
83 | ( 1 << 16) | // Delay Before SPCK (1 MCK period) | |
84 | ( 6 << 8) | // Serial Clock Baud Rate (baudrate = MCK/6 = 24Mhz/6 = 4M baud | |
85 | ( 8 << 4) | // Bits per Transfer (16 bits) | |
86 | ( 0 << 3) | // Chip Select inactive after transfer | |
87 | ( 1 << 1) | // Clock Phase data captured on leading edge, changes on following edge | |
88 | ( 0 << 0); // Clock Polarity inactive state is logic 0 | |
89 | break; | |
90 | case SPI_LCD_MODE: | |
91 | AT91C_BASE_SPI->SPI_MR = | |
92 | ( 0 << 24) | // Delay between chip selects (take default: 6 MCK periods) | |
93 | (11 << 16) | // Peripheral Chip Select (selects LCD SPI_NCS2 or PA10) | |
94 | ( 0 << 7) | // Local Loopback Disabled | |
95 | ( 1 << 4) | // Mode Fault Detection disabled | |
96 | ( 0 << 2) | // Chip selects connected directly to peripheral | |
97 | ( 0 << 1) | // Fixed Peripheral Select | |
98 | ( 1 << 0); // Master Mode | |
99 | AT91C_BASE_SPI->SPI_CSR[2] = | |
100 | ( 1 << 24) | // Delay between Consecutive Transfers (32 MCK periods) | |
101 | ( 1 << 16) | // Delay Before SPCK (1 MCK period) | |
102 | ( 6 << 8) | // Serial Clock Baud Rate (baudrate = MCK/6 = 24Mhz/6 = 4M baud | |
103 | ( 1 << 4) | // Bits per Transfer (9 bits) | |
104 | ( 0 << 3) | // Chip Select inactive after transfer | |
105 | ( 1 << 1) | // Clock Phase data captured on leading edge, changes on following edge | |
106 | ( 0 << 0); // Clock Polarity inactive state is logic 0 | |
107 | break; | |
108 | default: // Disable SPI | |
109 | AT91C_BASE_SPI->SPI_CR = AT91C_SPI_SPIDIS; | |
110 | break; | |
111 | } | |
112 | } | |
113 | ||
114 | //----------------------------------------------------------------------------- | |
115 | // Set up the synchronous serial port, with the one set of options that we | |
116 | // always use when we are talking to the FPGA. Both RX and TX are enabled. | |
117 | //----------------------------------------------------------------------------- | |
118 | void FpgaSetupSsc(void) | |
119 | { | |
120 | // First configure the GPIOs, and get ourselves a clock. | |
121 | AT91C_BASE_PIOA->PIO_ASR = | |
122 | GPIO_SSC_FRAME | | |
123 | GPIO_SSC_DIN | | |
124 | GPIO_SSC_DOUT | | |
125 | GPIO_SSC_CLK; | |
126 | AT91C_BASE_PIOA->PIO_PDR = GPIO_SSC_DOUT; | |
127 | ||
128 | AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_SSC); | |
129 | ||
130 | // Now set up the SSC proper, starting from a known state. | |
131 | AT91C_BASE_SSC->SSC_CR = AT91C_SSC_SWRST; | |
132 | ||
133 | // RX clock comes from TX clock, RX starts when TX starts, data changes | |
134 | // on RX clock rising edge, sampled on falling edge | |
135 | AT91C_BASE_SSC->SSC_RCMR = SSC_CLOCK_MODE_SELECT(1) | SSC_CLOCK_MODE_START(1); | |
136 | ||
137 | // 8 bits per transfer, no loopback, MSB first, 1 transfer per sync | |
d714d3ef | 138 | // pulse, no output sync |
902cb3c0 | 139 | AT91C_BASE_SSC->SSC_RFMR = SSC_FRAME_MODE_BITS_IN_WORD(8) | AT91C_SSC_MSBF | SSC_FRAME_MODE_WORDS_PER_TRANSFER(0); |
15c4dc5a | 140 | |
141 | // clock comes from TK pin, no clock output, outputs change on falling | |
d714d3ef | 142 | // edge of TK, sample on rising edge of TK, start on positive-going edge of sync |
902cb3c0 | 143 | AT91C_BASE_SSC->SSC_TCMR = SSC_CLOCK_MODE_SELECT(2) | SSC_CLOCK_MODE_START(5); |
15c4dc5a | 144 | |
145 | // tx framing is the same as the rx framing | |
146 | AT91C_BASE_SSC->SSC_TFMR = AT91C_BASE_SSC->SSC_RFMR; | |
147 | ||
148 | AT91C_BASE_SSC->SSC_CR = AT91C_SSC_RXEN | AT91C_SSC_TXEN; | |
149 | } | |
150 | ||
151 | //----------------------------------------------------------------------------- | |
152 | // Set up DMA to receive samples from the FPGA. We will use the PDC, with | |
153 | // a single buffer as a circular buffer (so that we just chain back to | |
154 | // ourselves, not to another buffer). The stuff to manipulate those buffers | |
155 | // is in apps.h, because it should be inlined, for speed. | |
156 | //----------------------------------------------------------------------------- | |
d19929cb | 157 | bool FpgaSetupSscDma(uint8_t *buf, int len) |
15c4dc5a | 158 | { |
d19929cb | 159 | if (buf == NULL) { |
160 | return false; | |
161 | } | |
162 | ||
7bc95e2e | 163 | AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTDIS; // Disable DMA Transfer |
164 | AT91C_BASE_PDC_SSC->PDC_RPR = (uint32_t) buf; // transfer to this memory address | |
165 | AT91C_BASE_PDC_SSC->PDC_RCR = len; // transfer this many bytes | |
166 | AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) buf; // next transfer to same memory address | |
167 | AT91C_BASE_PDC_SSC->PDC_RNCR = len; // ... with same number of bytes | |
168 | AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTEN; // go! | |
d19929cb | 169 | |
170 | return true; | |
15c4dc5a | 171 | } |
172 | ||
e6153040 | 173 | |
25056d8b | 174 | static int get_from_fpga_stream(z_streamp compressed_fpga_stream, uint8_t *output_buffer) |
e6153040 | 175 | { |
add4d470 | 176 | if (fpga_image_ptr == compressed_fpga_stream->next_out) { // need more data |
177 | compressed_fpga_stream->next_out = output_buffer; | |
178 | compressed_fpga_stream->avail_out = OUTPUT_BUFFER_LEN; | |
179 | fpga_image_ptr = output_buffer; | |
180 | int res = inflate(compressed_fpga_stream, Z_SYNC_FLUSH); | |
25056d8b | 181 | if (res != Z_OK) { |
add4d470 | 182 | Dbprintf("inflate returned: %d, %s", res, compressed_fpga_stream->msg); |
25056d8b | 183 | } |
184 | if (res < 0) { | |
185 | return res; | |
186 | } | |
add4d470 | 187 | } |
188 | ||
add4d470 | 189 | return *fpga_image_ptr++; |
e6153040 | 190 | } |
191 | ||
192 | ||
add4d470 | 193 | static voidpf fpga_inflate_malloc(voidpf opaque, uInt items, uInt size) |
e6153040 | 194 | { |
add4d470 | 195 | Dbprintf("zlib requested %d bytes", items*size); |
196 | return BigBuf_malloc(items*size); | |
197 | } | |
198 | ||
199 | ||
200 | static void fpga_inflate_free(voidpf opaque, voidpf address) | |
201 | { | |
25056d8b | 202 | Dbprintf("zlib frees memory"); |
add4d470 | 203 | BigBuf_free_keep_EM(); |
204 | } | |
205 | ||
206 | ||
25056d8b | 207 | static bool reset_fpga_stream(int bitstream_version, z_streamp compressed_fpga_stream, uint8_t *output_buffer) |
add4d470 | 208 | { |
209 | uint8_t header[FPGA_BITSTREAM_FIXED_HEADER_SIZE]; | |
210 | uint8_t *fpga_image_start; | |
211 | uint32_t fpga_image_size; | |
212 | ||
213 | if (bitstream_version == FPGA_BITSTREAM_LF) { | |
214 | fpga_image_start = &_binary_fpga_lf_bit_start; | |
215 | fpga_image_size = (uint32_t)&_binary_fpga_lf_bit_end - (uint32_t)&_binary_fpga_lf_bit_start; | |
216 | } else if (bitstream_version == FPGA_BITSTREAM_HF) { | |
217 | fpga_image_start = &_binary_fpga_hf_bit_start; | |
218 | fpga_image_size = (uint32_t)&_binary_fpga_hf_bit_end - (uint32_t)&_binary_fpga_hf_bit_start; | |
219 | } else { | |
220 | return false; | |
221 | } | |
222 | ||
25056d8b | 223 | // initialize z_stream structure for inflate: |
224 | compressed_fpga_stream->next_in = fpga_image_start; | |
225 | compressed_fpga_stream->avail_in = fpga_image_size; | |
226 | compressed_fpga_stream->next_out = output_buffer; | |
227 | compressed_fpga_stream->avail_out = OUTPUT_BUFFER_LEN; | |
228 | compressed_fpga_stream->zalloc = &fpga_inflate_malloc; | |
229 | compressed_fpga_stream->zfree = &fpga_inflate_free; | |
230 | ||
f3919878 | 231 | inflateInit2(compressed_fpga_stream, 15); |
25056d8b | 232 | |
233 | fpga_image_ptr = output_buffer; | |
add4d470 | 234 | |
235 | for (uint16_t i = 0; i < FPGA_BITSTREAM_FIXED_HEADER_SIZE; i++) { | |
236 | header[i] = get_from_fpga_stream(compressed_fpga_stream, output_buffer); | |
237 | } | |
238 | ||
239 | // Check for a valid .bit file (starts with _bitparse_fixed_header) | |
240 | if(memcmp(_bitparse_fixed_header, header, FPGA_BITSTREAM_FIXED_HEADER_SIZE) == 0) { | |
241 | return true; | |
242 | } else { | |
243 | return false; | |
244 | } | |
e6153040 | 245 | } |
246 | ||
247 | ||
15c4dc5a | 248 | static void DownloadFPGA_byte(unsigned char w) |
249 | { | |
250 | #define SEND_BIT(x) { if(w & (1<<x) ) HIGH(GPIO_FPGA_DIN); else LOW(GPIO_FPGA_DIN); HIGH(GPIO_FPGA_CCLK); LOW(GPIO_FPGA_CCLK); } | |
251 | SEND_BIT(7); | |
252 | SEND_BIT(6); | |
253 | SEND_BIT(5); | |
254 | SEND_BIT(4); | |
255 | SEND_BIT(3); | |
256 | SEND_BIT(2); | |
257 | SEND_BIT(1); | |
258 | SEND_BIT(0); | |
259 | } | |
260 | ||
e6153040 | 261 | // Download the fpga image starting at current stream position with length FpgaImageLen bytes |
add4d470 | 262 | static void DownloadFPGA(int FpgaImageLen, z_streamp compressed_fpga_stream, uint8_t *output_buffer) |
15c4dc5a | 263 | { |
add4d470 | 264 | |
25056d8b | 265 | Dbprintf("DownloadFPGA(len: %d)", FpgaImageLen); |
266 | ||
15c4dc5a | 267 | int i=0; |
268 | ||
269 | AT91C_BASE_PIOA->PIO_OER = GPIO_FPGA_ON; | |
270 | AT91C_BASE_PIOA->PIO_PER = GPIO_FPGA_ON; | |
271 | HIGH(GPIO_FPGA_ON); // ensure everything is powered on | |
272 | ||
273 | SpinDelay(50); | |
274 | ||
275 | LED_D_ON(); | |
276 | ||
277 | // These pins are inputs | |
278 | AT91C_BASE_PIOA->PIO_ODR = | |
279 | GPIO_FPGA_NINIT | | |
280 | GPIO_FPGA_DONE; | |
281 | // PIO controls the following pins | |
282 | AT91C_BASE_PIOA->PIO_PER = | |
283 | GPIO_FPGA_NINIT | | |
284 | GPIO_FPGA_DONE; | |
285 | // Enable pull-ups | |
286 | AT91C_BASE_PIOA->PIO_PPUER = | |
287 | GPIO_FPGA_NINIT | | |
288 | GPIO_FPGA_DONE; | |
289 | ||
290 | // setup initial logic state | |
291 | HIGH(GPIO_FPGA_NPROGRAM); | |
292 | LOW(GPIO_FPGA_CCLK); | |
293 | LOW(GPIO_FPGA_DIN); | |
294 | // These pins are outputs | |
295 | AT91C_BASE_PIOA->PIO_OER = | |
296 | GPIO_FPGA_NPROGRAM | | |
297 | GPIO_FPGA_CCLK | | |
298 | GPIO_FPGA_DIN; | |
299 | ||
300 | // enter FPGA configuration mode | |
301 | LOW(GPIO_FPGA_NPROGRAM); | |
302 | SpinDelay(50); | |
303 | HIGH(GPIO_FPGA_NPROGRAM); | |
304 | ||
305 | i=100000; | |
306 | // wait for FPGA ready to accept data signal | |
307 | while ((i) && ( !(AT91C_BASE_PIOA->PIO_PDSR & GPIO_FPGA_NINIT ) ) ) { | |
308 | i--; | |
309 | } | |
310 | ||
311 | // crude error indicator, leave both red LEDs on and return | |
312 | if (i==0){ | |
313 | LED_C_ON(); | |
314 | LED_D_ON(); | |
315 | return; | |
316 | } | |
317 | ||
25056d8b | 318 | for(i = 0; i < FpgaImageLen; i++) { |
319 | int b = get_from_fpga_stream(compressed_fpga_stream, output_buffer); | |
320 | if (b < 0) { | |
321 | Dbprintf("Error %d during FpgaDownload", b); | |
322 | break; | |
323 | } | |
324 | DownloadFPGA_byte(b); | |
15c4dc5a | 325 | } |
25056d8b | 326 | |
327 | Dbprintf("%d bytes loaded into FPGA", i); | |
328 | ||
15c4dc5a | 329 | // continue to clock FPGA until ready signal goes high |
330 | i=100000; | |
331 | while ( (i--) && ( !(AT91C_BASE_PIOA->PIO_PDSR & GPIO_FPGA_DONE ) ) ) { | |
332 | HIGH(GPIO_FPGA_CCLK); | |
333 | LOW(GPIO_FPGA_CCLK); | |
334 | } | |
335 | // crude error indicator, leave both red LEDs on and return | |
336 | if (i==0){ | |
337 | LED_C_ON(); | |
338 | LED_D_ON(); | |
339 | return; | |
340 | } | |
341 | LED_D_OFF(); | |
342 | } | |
343 | ||
e6153040 | 344 | |
15c4dc5a | 345 | /* Simple Xilinx .bit parser. The file starts with the fixed opaque byte sequence |
346 | * 00 09 0f f0 0f f0 0f f0 0f f0 00 00 01 | |
347 | * After that the format is 1 byte section type (ASCII character), 2 byte length | |
348 | * (big endian), <length> bytes content. Except for section 'e' which has 4 bytes | |
349 | * length. | |
350 | */ | |
25056d8b | 351 | static int bitparse_find_section(char section_name, unsigned int *section_length, z_streamp compressed_fpga_stream, uint8_t *output_buffer) |
15c4dc5a | 352 | { |
15c4dc5a | 353 | int result = 0; |
e6153040 | 354 | #define MAX_FPGA_BIT_STREAM_HEADER_SEARCH 100 // maximum number of bytes to search for the requested section |
355 | uint16_t numbytes = 0; | |
356 | while(numbytes < MAX_FPGA_BIT_STREAM_HEADER_SEARCH) { | |
add4d470 | 357 | char current_name = get_from_fpga_stream(compressed_fpga_stream, output_buffer); |
e6153040 | 358 | numbytes++; |
15c4dc5a | 359 | unsigned int current_length = 0; |
360 | if(current_name < 'a' || current_name > 'e') { | |
361 | /* Strange section name, abort */ | |
362 | break; | |
363 | } | |
364 | current_length = 0; | |
365 | switch(current_name) { | |
366 | case 'e': | |
367 | /* Four byte length field */ | |
add4d470 | 368 | current_length += get_from_fpga_stream(compressed_fpga_stream, output_buffer) << 24; |
369 | current_length += get_from_fpga_stream(compressed_fpga_stream, output_buffer) << 16; | |
e6153040 | 370 | numbytes += 2; |
15c4dc5a | 371 | default: /* Fall through, two byte length field */ |
add4d470 | 372 | current_length += get_from_fpga_stream(compressed_fpga_stream, output_buffer) << 8; |
373 | current_length += get_from_fpga_stream(compressed_fpga_stream, output_buffer) << 0; | |
e6153040 | 374 | numbytes += 2; |
15c4dc5a | 375 | } |
e30c654b | 376 | |
15c4dc5a | 377 | if(current_name != 'e' && current_length > 255) { |
378 | /* Maybe a parse error */ | |
379 | break; | |
380 | } | |
e30c654b | 381 | |
15c4dc5a | 382 | if(current_name == section_name) { |
383 | /* Found it */ | |
15c4dc5a | 384 | *section_length = current_length; |
385 | result = 1; | |
386 | break; | |
387 | } | |
e30c654b | 388 | |
e6153040 | 389 | for (uint16_t i = 0; i < current_length && numbytes < MAX_FPGA_BIT_STREAM_HEADER_SEARCH; i++) { |
add4d470 | 390 | get_from_fpga_stream(compressed_fpga_stream, output_buffer); |
e6153040 | 391 | numbytes++; |
392 | } | |
15c4dc5a | 393 | } |
e30c654b | 394 | |
15c4dc5a | 395 | return result; |
396 | } | |
397 | ||
e6153040 | 398 | |
15c4dc5a | 399 | //----------------------------------------------------------------------------- |
400 | // Find out which FPGA image format is stored in flash, then call DownloadFPGA | |
401 | // with the right parameters to download the image | |
402 | //----------------------------------------------------------------------------- | |
7cc204bf | 403 | void FpgaDownloadAndGo(int bitstream_version) |
15c4dc5a | 404 | { |
add4d470 | 405 | z_stream compressed_fpga_stream; |
406 | uint8_t output_buffer[OUTPUT_BUFFER_LEN]; | |
e6153040 | 407 | |
7cc204bf | 408 | // check whether or not the bitstream is already loaded |
e6153040 | 409 | if (downloaded_bitstream == bitstream_version) |
7cc204bf | 410 | return; |
411 | ||
add4d470 | 412 | if (!reset_fpga_stream(bitstream_version, &compressed_fpga_stream, output_buffer)) { |
7cc204bf | 413 | return; |
e6153040 | 414 | } |
25056d8b | 415 | |
add4d470 | 416 | unsigned int bitstream_length; |
417 | if(bitparse_find_section('e', &bitstream_length, &compressed_fpga_stream, output_buffer)) { | |
418 | DownloadFPGA(bitstream_length, &compressed_fpga_stream, output_buffer); | |
419 | downloaded_bitstream = bitstream_version; | |
15c4dc5a | 420 | } |
25056d8b | 421 | |
422 | inflateEnd(&compressed_fpga_stream); | |
423 | ||
e6153040 | 424 | } |
15c4dc5a | 425 | |
7cc204bf | 426 | |
e6153040 | 427 | void FpgaGatherVersion(int bitstream_version, char *dst, int len) |
15c4dc5a | 428 | { |
15c4dc5a | 429 | unsigned int fpga_info_len; |
e6153040 | 430 | char tempstr[40]; |
add4d470 | 431 | z_stream compressed_fpga_stream; |
432 | uint8_t output_buffer[OUTPUT_BUFFER_LEN]; | |
e6153040 | 433 | |
434 | dst[0] = '\0'; | |
25056d8b | 435 | |
add4d470 | 436 | if (!reset_fpga_stream(bitstream_version, &compressed_fpga_stream, output_buffer)) { |
e6153040 | 437 | return; |
e6153040 | 438 | } |
439 | ||
add4d470 | 440 | if(bitparse_find_section('a', &fpga_info_len, &compressed_fpga_stream, output_buffer)) { |
e6153040 | 441 | for (uint16_t i = 0; i < fpga_info_len; i++) { |
add4d470 | 442 | char c = (char)get_from_fpga_stream(&compressed_fpga_stream, output_buffer); |
e6153040 | 443 | if (i < sizeof(tempstr)) { |
444 | tempstr[i] = c; | |
445 | } | |
15c4dc5a | 446 | } |
e6153040 | 447 | if (!memcmp("fpga_lf", tempstr, 7)) |
448 | strncat(dst, "LF ", len-1); | |
449 | else if (!memcmp("fpga_hf", tempstr, 7)) | |
450 | strncat(dst, "HF ", len-1); | |
451 | } | |
452 | strncat(dst, "FPGA image built", len-1); | |
add4d470 | 453 | if(bitparse_find_section('b', &fpga_info_len, &compressed_fpga_stream, output_buffer)) { |
e6153040 | 454 | strncat(dst, " for ", len-1); |
455 | for (uint16_t i = 0; i < fpga_info_len; i++) { | |
add4d470 | 456 | char c = (char)get_from_fpga_stream(&compressed_fpga_stream, output_buffer); |
e6153040 | 457 | if (i < sizeof(tempstr)) { |
458 | tempstr[i] = c; | |
459 | } | |
15c4dc5a | 460 | } |
e6153040 | 461 | strncat(dst, tempstr, len-1); |
462 | } | |
add4d470 | 463 | if(bitparse_find_section('c', &fpga_info_len, &compressed_fpga_stream, output_buffer)) { |
e6153040 | 464 | strncat(dst, " on ", len-1); |
465 | for (uint16_t i = 0; i < fpga_info_len; i++) { | |
add4d470 | 466 | char c = (char)get_from_fpga_stream(&compressed_fpga_stream, output_buffer); |
e6153040 | 467 | if (i < sizeof(tempstr)) { |
468 | tempstr[i] = c; | |
469 | } | |
15c4dc5a | 470 | } |
e6153040 | 471 | strncat(dst, tempstr, len-1); |
472 | } | |
add4d470 | 473 | if(bitparse_find_section('d', &fpga_info_len, &compressed_fpga_stream, output_buffer)) { |
e6153040 | 474 | strncat(dst, " at ", len-1); |
475 | for (uint16_t i = 0; i < fpga_info_len; i++) { | |
add4d470 | 476 | char c = (char)get_from_fpga_stream(&compressed_fpga_stream, output_buffer); |
e6153040 | 477 | if (i < sizeof(tempstr)) { |
478 | tempstr[i] = c; | |
479 | } | |
15c4dc5a | 480 | } |
e6153040 | 481 | strncat(dst, tempstr, len-1); |
15c4dc5a | 482 | } |
25056d8b | 483 | |
484 | inflateEnd(&compressed_fpga_stream); | |
485 | ||
15c4dc5a | 486 | } |
487 | ||
add4d470 | 488 | |
15c4dc5a | 489 | //----------------------------------------------------------------------------- |
490 | // Send a 16 bit command/data pair to the FPGA. | |
491 | // The bit format is: C3 C2 C1 C0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 | |
492 | // where C is the 4 bit command and D is the 12 bit data | |
493 | //----------------------------------------------------------------------------- | |
f7e3ed82 | 494 | void FpgaSendCommand(uint16_t cmd, uint16_t v) |
15c4dc5a | 495 | { |
496 | SetupSpi(SPI_FPGA_MODE); | |
497 | while ((AT91C_BASE_SPI->SPI_SR & AT91C_SPI_TXEMPTY) == 0); // wait for the transfer to complete | |
498 | AT91C_BASE_SPI->SPI_TDR = AT91C_SPI_LASTXFER | cmd | v; // send the data | |
499 | } | |
500 | //----------------------------------------------------------------------------- | |
501 | // Write the FPGA setup word (that determines what mode the logic is in, read | |
502 | // vs. clone vs. etc.). This is now a special case of FpgaSendCommand() to | |
503 | // avoid changing this function's occurence everywhere in the source code. | |
504 | //----------------------------------------------------------------------------- | |
f7e3ed82 | 505 | void FpgaWriteConfWord(uint8_t v) |
15c4dc5a | 506 | { |
507 | FpgaSendCommand(FPGA_CMD_SET_CONFREG, v); | |
508 | } | |
509 | ||
510 | //----------------------------------------------------------------------------- | |
511 | // Set up the CMOS switches that mux the ADC: four switches, independently | |
512 | // closable, but should only close one at a time. Not an FPGA thing, but | |
513 | // the samples from the ADC always flow through the FPGA. | |
514 | //----------------------------------------------------------------------------- | |
f7e3ed82 | 515 | void SetAdcMuxFor(uint32_t whichGpio) |
15c4dc5a | 516 | { |
517 | AT91C_BASE_PIOA->PIO_OER = | |
518 | GPIO_MUXSEL_HIPKD | | |
519 | GPIO_MUXSEL_LOPKD | | |
520 | GPIO_MUXSEL_LORAW | | |
521 | GPIO_MUXSEL_HIRAW; | |
522 | ||
523 | AT91C_BASE_PIOA->PIO_PER = | |
524 | GPIO_MUXSEL_HIPKD | | |
525 | GPIO_MUXSEL_LOPKD | | |
526 | GPIO_MUXSEL_LORAW | | |
527 | GPIO_MUXSEL_HIRAW; | |
528 | ||
529 | LOW(GPIO_MUXSEL_HIPKD); | |
530 | LOW(GPIO_MUXSEL_HIRAW); | |
531 | LOW(GPIO_MUXSEL_LORAW); | |
532 | LOW(GPIO_MUXSEL_LOPKD); | |
533 | ||
534 | HIGH(whichGpio); | |
535 | } |