white space; fixme

[raggedstone] / dhwk_old / source / sync.v

module sync2 (clk, d, q);
        input clk;
        input d;
        output q;
        reg     q;

        always @(posedge clk)
        begin
                q <= d;
        end
endmodule