]> git.zerfleddert.de Git - fnordlicht-mini/blame_incremental - firmware/common/io.h
add initialization of node address via eeprom
[fnordlicht-mini] / firmware / common / io.h
... / ...
CommitLineData
1/* vim:ts=4 sts=4 et tw=80
2 *
3 * fnordlicht firmware
4 *
5 * for additional information please
6 * see http://lochraster.org/fnordlichtmini
7 *
8 * (c) by Alexander Neumann <alexander@bumpern.de>
9 * Lars Noschinski <lars@public.noschinski.de>
10 *
11 * This program is free software: you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License version 3 as published by
13 * the Free Software Foundation.
14 *
15 * This program is distributed in the hope that it will be useful, but WITHOUT
16 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
18 * more details.
19 *
20 * You should have received a copy of the GNU General Public License along with
21 * this program. If not, see <http://www.gnu.org/licenses/>.
22 */
23
24#ifndef IO_H
25#define IO_H
26
27#include <avr/io.h>
28
29/* cpu specific configuration registers */
30#if defined(__AVR_ATmega8__)
31
32#define _TIMSK_TIMER1 TIMSK
33#define _TIFR_TIMER1 TIFR
34#define _UCSRB_UART0 UCSRB
35#define _UCSRA_UART0 UCSRA
36#define _UDRIE_UART0 UDRIE
37#define _UDRE_UART0 UDRE
38#define _RXC_UART0 RXC
39#define _TXC_UART0 TXC
40#define _TXEN_UART0 TXEN
41#define _RXEN_UART0 RXEN
42#define _RXCIE_UART0 RXCIE
43#define _UBRRH_UART0 UBRRH
44#define _UBRRL_UART0 UBRRL
45#define _UCSRC_UART0 UCSRC
46#define _UCSZ0_UART0 UCSZ0
47#define _UCSZ1_UART0 UCSZ1
48#define _U2X_UART0 U2X
49#define _SIG_UART_RECV_UART0 SIG_UART_RECV
50#define _SIG_UART_DATA_UART0 SIG_UART_DATA
51#define _UDR_UART0 UDR
52#define UCSR0A UCSRA
53#define UCSR0C UCSRC
54#define MPCM0 MPCM
55#define UCSZ00 UCSZ0
56#define UCSZ01 UCSZ1
57#define UCSZ02 UCSZ2
58#define UBRR0H UBRRH
59#define UBRR0L UBRRL
60#define UCSR0B UCSRB
61#define RXEN0 RXEN
62#define TXEN0 TXEN
63#define RXC0 RXC
64#define RXB80 RXB8
65#define UDR0 UDR
66#define _IVREG GICR
67#ifndef MCUSR
68#define MCUSR MCUCSR
69#endif
70#define _IFR_INT0 GIFR
71#define _ICR_INT0 GICR
72
73#elif defined(__AVR_ATmega88__) || defined(__AVR_ATmega168__)
74
75#define _TIMSK_TIMER1 TIMSK1
76#define _TIFR_TIMER1 TIFR1
77#define _UCSRA_UART0 UCSR0A
78#define _UCSRB_UART0 UCSR0B
79#define _UDRIE_UART0 UDRIE0
80#define _UDRE_UART0 UDRE0
81#define _RXC_UART0 RXC0
82#define _TXC_UART0 TXC0
83#define _TXEN_UART0 TXEN0
84#define _RXEN_UART0 RXEN0
85#define _RXCIE_UART0 RXCIE0
86#define _UBRRH_UART0 UBRR0H
87#define _UBRRL_UART0 UBRR0L
88#define _UCSRC_UART0 UCSR0C
89#define _UCSZ0_UART0 UCSZ00
90#define _UCSZ1_UART0 UCSZ01
91#define _U2X_UART0 U2X0
92#define _SIG_UART_RECV_UART0 SIG_USART_RECV
93#define _SIG_UART_DATA_UART0 SIG_USART_DATA
94#define _UDR_UART0 UDR0
95#define _IVREG MCUCR
96#define _IFR_INT0 EIFR
97#define _ICR_INT0 EIMSK
98#endif
99
100
101#endif
Impressum, Datenschutz