]> git.zerfleddert.de Git - proxmark3-svn/blob - armsrc/iso14443a.c
CHG: removed a -L path for OSX
[proxmark3-svn] / armsrc / iso14443a.c
1 //-----------------------------------------------------------------------------
2 // Merlok - June 2011, 2012
3 // Gerhard de Koning Gans - May 2008
4 // Hagen Fritsch - June 2010
5 //
6 // This code is licensed to you under the terms of the GNU GPL, version 2 or,
7 // at your option, any later version. See the LICENSE.txt file for the text of
8 // the license.
9 //-----------------------------------------------------------------------------
10 // Routines to support ISO 14443 type A.
11 //-----------------------------------------------------------------------------
12 #include "iso14443a.h"
13
14 static uint32_t iso14a_timeout;
15 int rsamples = 0;
16 uint8_t trigger = 0;
17 // the block number for the ISO14443-4 PCB
18 static uint8_t iso14_pcb_blocknum = 0;
19
20 static uint8_t* free_buffer_pointer;
21
22 //
23 // ISO14443 timing:
24 //
25 // minimum time between the start bits of consecutive transfers from reader to tag: 7000 carrier (13.56Mhz) cycles
26 #define REQUEST_GUARD_TIME (7000/16 + 1)
27 // minimum time between last modulation of tag and next start bit from reader to tag: 1172 carrier cycles
28 #define FRAME_DELAY_TIME_PICC_TO_PCD (1172/16 + 1)
29 // bool LastCommandWasRequest = FALSE;
30
31 //
32 // Total delays including SSC-Transfers between ARM and FPGA. These are in carrier clock cycles (1/13,56MHz)
33 //
34 // When the PM acts as reader and is receiving tag data, it takes
35 // 3 ticks delay in the AD converter
36 // 16 ticks until the modulation detector completes and sets curbit
37 // 8 ticks until bit_to_arm is assigned from curbit
38 // 8*16 ticks for the transfer from FPGA to ARM
39 // 4*16 ticks until we measure the time
40 // - 8*16 ticks because we measure the time of the previous transfer
41 #define DELAY_AIR2ARM_AS_READER (3 + 16 + 8 + 8*16 + 4*16 - 8*16)
42
43 // When the PM acts as a reader and is sending, it takes
44 // 4*16 ticks until we can write data to the sending hold register
45 // 8*16 ticks until the SHR is transferred to the Sending Shift Register
46 // 8 ticks until the first transfer starts
47 // 8 ticks later the FPGA samples the data
48 // 1 tick to assign mod_sig_coil
49 #define DELAY_ARM2AIR_AS_READER (4*16 + 8*16 + 8 + 8 + 1)
50
51 // When the PM acts as tag and is receiving it takes
52 // 2 ticks delay in the RF part (for the first falling edge),
53 // 3 ticks for the A/D conversion,
54 // 8 ticks on average until the start of the SSC transfer,
55 // 8 ticks until the SSC samples the first data
56 // 7*16 ticks to complete the transfer from FPGA to ARM
57 // 8 ticks until the next ssp_clk rising edge
58 // 4*16 ticks until we measure the time
59 // - 8*16 ticks because we measure the time of the previous transfer
60 #define DELAY_AIR2ARM_AS_TAG (2 + 3 + 8 + 8 + 7*16 + 8 + 4*16 - 8*16)
61
62 // The FPGA will report its internal sending delay in
63 uint16_t FpgaSendQueueDelay;
64 // the 5 first bits are the number of bits buffered in mod_sig_buf
65 // the last three bits are the remaining ticks/2 after the mod_sig_buf shift
66 #define DELAY_FPGA_QUEUE (FpgaSendQueueDelay<<1)
67
68 // When the PM acts as tag and is sending, it takes
69 // 4*16 ticks until we can write data to the sending hold register
70 // 8*16 ticks until the SHR is transferred to the Sending Shift Register
71 // 8 ticks until the first transfer starts
72 // 8 ticks later the FPGA samples the data
73 // + a varying number of ticks in the FPGA Delay Queue (mod_sig_buf)
74 // + 1 tick to assign mod_sig_coil
75 #define DELAY_ARM2AIR_AS_TAG (4*16 + 8*16 + 8 + 8 + DELAY_FPGA_QUEUE + 1)
76
77 // When the PM acts as sniffer and is receiving tag data, it takes
78 // 3 ticks A/D conversion
79 // 14 ticks to complete the modulation detection
80 // 8 ticks (on average) until the result is stored in to_arm
81 // + the delays in transferring data - which is the same for
82 // sniffing reader and tag data and therefore not relevant
83 #define DELAY_TAG_AIR2ARM_AS_SNIFFER (3 + 14 + 8)
84
85 // When the PM acts as sniffer and is receiving reader data, it takes
86 // 2 ticks delay in analogue RF receiver (for the falling edge of the
87 // start bit, which marks the start of the communication)
88 // 3 ticks A/D conversion
89 // 8 ticks on average until the data is stored in to_arm.
90 // + the delays in transferring data - which is the same for
91 // sniffing reader and tag data and therefore not relevant
92 #define DELAY_READER_AIR2ARM_AS_SNIFFER (2 + 3 + 8)
93
94 //variables used for timing purposes:
95 //these are in ssp_clk cycles:
96 static uint32_t NextTransferTime;
97 static uint32_t LastTimeProxToAirStart;
98 static uint32_t LastProxToAirDuration;
99
100 // CARD TO READER - manchester
101 // Sequence D: 11110000 modulation with subcarrier during first half
102 // Sequence E: 00001111 modulation with subcarrier during second half
103 // Sequence F: 00000000 no modulation with subcarrier
104 // READER TO CARD - miller
105 // Sequence X: 00001100 drop after half a period
106 // Sequence Y: 00000000 no drop
107 // Sequence Z: 11000000 drop at start
108 #define SEC_D 0xf0
109 #define SEC_E 0x0f
110 #define SEC_F 0x00
111 #define SEC_X 0x0c
112 #define SEC_Y 0x00
113 #define SEC_Z 0xc0
114
115 void iso14a_set_trigger(bool enable) {
116 trigger = enable;
117 }
118
119 void iso14a_set_timeout(uint32_t timeout) {
120 iso14a_timeout = timeout;
121 if(MF_DBGLEVEL >= 3) Dbprintf("ISO14443A Timeout set to %ld (%dms)", iso14a_timeout, iso14a_timeout / 106);
122 }
123
124 void iso14a_set_ATS_timeout(uint8_t *ats) {
125 uint8_t tb1;
126 uint8_t fwi;
127 uint32_t fwt;
128
129 if (ats[0] > 1) { // there is a format byte T0
130 if ((ats[1] & 0x20) == 0x20) { // there is an interface byte TB(1)
131
132 if ((ats[1] & 0x10) == 0x10) // there is an interface byte TA(1) preceding TB(1)
133 tb1 = ats[3];
134 else
135 tb1 = ats[2];
136
137 fwi = (tb1 & 0xf0) >> 4; // frame waiting indicator (FWI)
138 fwt = 256 * 16 * (1 << fwi); // frame waiting time (FWT) in 1/fc
139 //fwt = 4096 * (1 << fwi);
140
141 iso14a_set_timeout(fwt/(8*16));
142 //iso14a_set_timeout(fwt/128);
143 }
144 }
145 }
146
147 //-----------------------------------------------------------------------------
148 // Generate the parity value for a byte sequence
149 //
150 //-----------------------------------------------------------------------------
151 void GetParity(const uint8_t *pbtCmd, uint16_t iLen, uint8_t *par) {
152 uint16_t paritybit_cnt = 0;
153 uint16_t paritybyte_cnt = 0;
154 uint8_t parityBits = 0;
155
156 for (uint16_t i = 0; i < iLen; i++) {
157 // Generate the parity bits
158 parityBits |= ((oddparity8(pbtCmd[i])) << (7-paritybit_cnt));
159 if (paritybit_cnt == 7) {
160 par[paritybyte_cnt] = parityBits; // save 8 Bits parity
161 parityBits = 0; // and advance to next Parity Byte
162 paritybyte_cnt++;
163 paritybit_cnt = 0;
164 } else {
165 paritybit_cnt++;
166 }
167 }
168
169 // save remaining parity bits
170 par[paritybyte_cnt] = parityBits;
171 }
172
173 void AppendCrc14443a(uint8_t* data, int len) {
174 ComputeCrc14443(CRC_14443_A,data,len,data+len,data+len+1);
175 }
176
177 //=============================================================================
178 // ISO 14443 Type A - Miller decoder
179 //=============================================================================
180 // Basics:
181 // This decoder is used when the PM3 acts as a tag.
182 // The reader will generate "pauses" by temporarily switching of the field.
183 // At the PM3 antenna we will therefore measure a modulated antenna voltage.
184 // The FPGA does a comparison with a threshold and would deliver e.g.:
185 // ........ 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 .......
186 // The Miller decoder needs to identify the following sequences:
187 // 2 (or 3) ticks pause followed by 6 (or 5) ticks unmodulated: pause at beginning - Sequence Z ("start of communication" or a "0")
188 // 8 ticks without a modulation: no pause - Sequence Y (a "0" or "end of communication" or "no information")
189 // 4 ticks unmodulated followed by 2 (or 3) ticks pause: pause in second half - Sequence X (a "1")
190 // Note 1: the bitstream may start at any time. We therefore need to sync.
191 // Note 2: the interpretation of Sequence Y and Z depends on the preceding sequence.
192 //-----------------------------------------------------------------------------
193 static tUart Uart;
194
195 // Lookup-Table to decide if 4 raw bits are a modulation.
196 // We accept the following:
197 // 0001 - a 3 tick wide pause
198 // 0011 - a 2 tick wide pause, or a three tick wide pause shifted left
199 // 0111 - a 2 tick wide pause shifted left
200 // 1001 - a 2 tick wide pause shifted right
201 const bool Mod_Miller_LUT[] = {
202 FALSE, TRUE, FALSE, TRUE, FALSE, FALSE, FALSE, TRUE,
203 FALSE, TRUE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE
204 };
205 #define IsMillerModulationNibble1(b) (Mod_Miller_LUT[(b & 0x000000F0) >> 4])
206 #define IsMillerModulationNibble2(b) (Mod_Miller_LUT[(b & 0x0000000F)])
207
208 void UartReset() {
209 Uart.state = STATE_UNSYNCD;
210 Uart.bitCount = 0;
211 Uart.len = 0; // number of decoded data bytes
212 Uart.parityLen = 0; // number of decoded parity bytes
213 Uart.shiftReg = 0; // shiftreg to hold decoded data bits
214 Uart.parityBits = 0; // holds 8 parity bits
215 Uart.startTime = 0;
216 Uart.endTime = 0;
217
218 Uart.byteCntMax = 0;
219 Uart.posCnt = 0;
220 Uart.syncBit = 9999;
221 }
222
223 void UartInit(uint8_t *data, uint8_t *parity) {
224 Uart.output = data;
225 Uart.parity = parity;
226 Uart.fourBits = 0x00000000; // clear the buffer for 4 Bits
227 UartReset();
228 }
229
230 // use parameter non_real_time to provide a timestamp. Set to 0 if the decoder should measure real time
231 static RAMFUNC bool MillerDecoding(uint8_t bit, uint32_t non_real_time) {
232 Uart.fourBits = (Uart.fourBits << 8) | bit;
233
234 if (Uart.state == STATE_UNSYNCD) { // not yet synced
235 Uart.syncBit = 9999; // not set
236
237 // 00x11111 2|3 ticks pause followed by 6|5 ticks unmodulated Sequence Z (a "0" or "start of communication")
238 // 11111111 8 ticks unmodulation Sequence Y (a "0" or "end of communication" or "no information")
239 // 111100x1 4 ticks unmodulated followed by 2|3 ticks pause Sequence X (a "1")
240
241 // The start bit is one ore more Sequence Y followed by a Sequence Z (... 11111111 00x11111). We need to distinguish from
242 // Sequence X followed by Sequence Y followed by Sequence Z (111100x1 11111111 00x11111)
243 // we therefore look for a ...xx1111 11111111 00x11111xxxxxx... pattern
244 // (12 '1's followed by 2 '0's, eventually followed by another '0', followed by 5 '1's)
245 //
246 #define ISO14443A_STARTBIT_MASK 0x07FFEF80 // mask is 00001111 11111111 1110 1111 10000000
247 #define ISO14443A_STARTBIT_PATTERN 0x07FF8F80 // pattern is 00001111 11111111 1000 1111 10000000
248
249 if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 0)) == ISO14443A_STARTBIT_PATTERN >> 0) Uart.syncBit = 7;
250 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 1)) == ISO14443A_STARTBIT_PATTERN >> 1) Uart.syncBit = 6;
251 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 2)) == ISO14443A_STARTBIT_PATTERN >> 2) Uart.syncBit = 5;
252 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 3)) == ISO14443A_STARTBIT_PATTERN >> 3) Uart.syncBit = 4;
253 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 4)) == ISO14443A_STARTBIT_PATTERN >> 4) Uart.syncBit = 3;
254 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 5)) == ISO14443A_STARTBIT_PATTERN >> 5) Uart.syncBit = 2;
255 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 6)) == ISO14443A_STARTBIT_PATTERN >> 6) Uart.syncBit = 1;
256 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 7)) == ISO14443A_STARTBIT_PATTERN >> 7) Uart.syncBit = 0;
257
258 if (Uart.syncBit != 9999) { // found a sync bit
259 Uart.startTime = non_real_time ? non_real_time : (GetCountSspClk() & 0xfffffff8);
260 Uart.startTime -= Uart.syncBit;
261 Uart.endTime = Uart.startTime;
262 Uart.state = STATE_START_OF_COMMUNICATION;
263 }
264 } else {
265
266 if (IsMillerModulationNibble1(Uart.fourBits >> Uart.syncBit)) {
267 if (IsMillerModulationNibble2(Uart.fourBits >> Uart.syncBit)) { // Modulation in both halves - error
268 UartReset();
269 } else { // Modulation in first half = Sequence Z = logic "0"
270 if (Uart.state == STATE_MILLER_X) { // error - must not follow after X
271 UartReset();
272 } else {
273 Uart.bitCount++;
274 Uart.shiftReg = (Uart.shiftReg >> 1); // add a 0 to the shiftreg
275 Uart.state = STATE_MILLER_Z;
276 Uart.endTime = Uart.startTime + 8*(9*Uart.len + Uart.bitCount + 1) - 6;
277 if(Uart.bitCount >= 9) { // if we decoded a full byte (including parity)
278 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff);
279 Uart.parityBits <<= 1; // make room for the parity bit
280 Uart.parityBits |= ((Uart.shiftReg >> 8) & 0x01); // store parity bit
281 Uart.bitCount = 0;
282 Uart.shiftReg = 0;
283 if((Uart.len&0x0007) == 0) { // every 8 data bytes
284 Uart.parity[Uart.parityLen++] = Uart.parityBits; // store 8 parity bits
285 Uart.parityBits = 0;
286 }
287 }
288 }
289 }
290 } else {
291 if (IsMillerModulationNibble2(Uart.fourBits >> Uart.syncBit)) { // Modulation second half = Sequence X = logic "1"
292 Uart.bitCount++;
293 Uart.shiftReg = (Uart.shiftReg >> 1) | 0x100; // add a 1 to the shiftreg
294 Uart.state = STATE_MILLER_X;
295 Uart.endTime = Uart.startTime + 8*(9*Uart.len + Uart.bitCount + 1) - 2;
296 if(Uart.bitCount >= 9) { // if we decoded a full byte (including parity)
297 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff);
298 Uart.parityBits <<= 1; // make room for the new parity bit
299 Uart.parityBits |= ((Uart.shiftReg >> 8) & 0x01); // store parity bit
300 Uart.bitCount = 0;
301 Uart.shiftReg = 0;
302 if ((Uart.len&0x0007) == 0) { // every 8 data bytes
303 Uart.parity[Uart.parityLen++] = Uart.parityBits; // store 8 parity bits
304 Uart.parityBits = 0;
305 }
306 }
307 } else { // no modulation in both halves - Sequence Y
308 if (Uart.state == STATE_MILLER_Z || Uart.state == STATE_MILLER_Y) { // Y after logic "0" - End of Communication
309 Uart.state = STATE_UNSYNCD;
310 Uart.bitCount--; // last "0" was part of EOC sequence
311 Uart.shiftReg <<= 1; // drop it
312 if(Uart.bitCount > 0) { // if we decoded some bits
313 Uart.shiftReg >>= (9 - Uart.bitCount); // right align them
314 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff); // add last byte to the output
315 Uart.parityBits <<= 1; // add a (void) parity bit
316 Uart.parityBits <<= (8 - (Uart.len&0x0007)); // left align parity bits
317 Uart.parity[Uart.parityLen++] = Uart.parityBits; // and store it
318 return TRUE;
319 } else if (Uart.len & 0x0007) { // there are some parity bits to store
320 Uart.parityBits <<= (8 - (Uart.len&0x0007)); // left align remaining parity bits
321 Uart.parity[Uart.parityLen++] = Uart.parityBits; // and store them
322 }
323 if (Uart.len) {
324 return TRUE; // we are finished with decoding the raw data sequence
325 } else {
326 UartReset(); // Nothing received - start over
327 }
328 }
329 if (Uart.state == STATE_START_OF_COMMUNICATION) { // error - must not follow directly after SOC
330 UartReset();
331 } else { // a logic "0"
332 Uart.bitCount++;
333 Uart.shiftReg = (Uart.shiftReg >> 1); // add a 0 to the shiftreg
334 Uart.state = STATE_MILLER_Y;
335 if(Uart.bitCount >= 9) { // if we decoded a full byte (including parity)
336 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff);
337 Uart.parityBits <<= 1; // make room for the parity bit
338 Uart.parityBits |= ((Uart.shiftReg >> 8) & 0x01); // store parity bit
339 Uart.bitCount = 0;
340 Uart.shiftReg = 0;
341 if ((Uart.len&0x0007) == 0) { // every 8 data bytes
342 Uart.parity[Uart.parityLen++] = Uart.parityBits; // store 8 parity bits
343 Uart.parityBits = 0;
344 }
345 }
346 }
347 }
348 }
349 }
350 return FALSE; // not finished yet, need more data
351 }
352
353 //=============================================================================
354 // ISO 14443 Type A - Manchester decoder
355 //=============================================================================
356 // Basics:
357 // This decoder is used when the PM3 acts as a reader.
358 // The tag will modulate the reader field by asserting different loads to it. As a consequence, the voltage
359 // at the reader antenna will be modulated as well. The FPGA detects the modulation for us and would deliver e.g. the following:
360 // ........ 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 .......
361 // The Manchester decoder needs to identify the following sequences:
362 // 4 ticks modulated followed by 4 ticks unmodulated: Sequence D = 1 (also used as "start of communication")
363 // 4 ticks unmodulated followed by 4 ticks modulated: Sequence E = 0
364 // 8 ticks unmodulated: Sequence F = end of communication
365 // 8 ticks modulated: A collision. Save the collision position and treat as Sequence D
366 // Note 1: the bitstream may start at any time. We therefore need to sync.
367 // Note 2: parameter offset is used to determine the position of the parity bits (required for the anticollision command only)
368 static tDemod Demod;
369
370 // Lookup-Table to decide if 4 raw bits are a modulation.
371 // We accept three or four "1" in any position
372 const bool Mod_Manchester_LUT[] = {
373 FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, FALSE, TRUE,
374 FALSE, FALSE, FALSE, TRUE, FALSE, TRUE, TRUE, TRUE
375 };
376
377 #define IsManchesterModulationNibble1(b) (Mod_Manchester_LUT[(b & 0x00F0) >> 4])
378 #define IsManchesterModulationNibble2(b) (Mod_Manchester_LUT[(b & 0x000F)])
379
380 void DemodReset() {
381 Demod.state = DEMOD_UNSYNCD;
382 Demod.len = 0; // number of decoded data bytes
383 Demod.parityLen = 0;
384 Demod.shiftReg = 0; // shiftreg to hold decoded data bits
385 Demod.parityBits = 0; //
386 Demod.collisionPos = 0; // Position of collision bit
387 Demod.twoBits = 0xffff; // buffer for 2 Bits
388 Demod.highCnt = 0;
389 Demod.startTime = 0;
390 Demod.endTime = 0;
391 Demod.bitCount = 0;
392 Demod.syncBit = 0xFFFF;
393 Demod.samples = 0;
394 }
395
396 void DemodInit(uint8_t *data, uint8_t *parity) {
397 Demod.output = data;
398 Demod.parity = parity;
399 DemodReset();
400 }
401
402 // use parameter non_real_time to provide a timestamp. Set to 0 if the decoder should measure real time
403 static RAMFUNC int ManchesterDecoding(uint8_t bit, uint16_t offset, uint32_t non_real_time) {
404 Demod.twoBits = (Demod.twoBits << 8) | bit;
405
406 if (Demod.state == DEMOD_UNSYNCD) {
407
408 if (Demod.highCnt < 2) { // wait for a stable unmodulated signal
409 if (Demod.twoBits == 0x0000) {
410 Demod.highCnt++;
411 } else {
412 Demod.highCnt = 0;
413 }
414 } else {
415 Demod.syncBit = 0xFFFF; // not set
416 if ((Demod.twoBits & 0x7700) == 0x7000) Demod.syncBit = 7;
417 else if ((Demod.twoBits & 0x3B80) == 0x3800) Demod.syncBit = 6;
418 else if ((Demod.twoBits & 0x1DC0) == 0x1C00) Demod.syncBit = 5;
419 else if ((Demod.twoBits & 0x0EE0) == 0x0E00) Demod.syncBit = 4;
420 else if ((Demod.twoBits & 0x0770) == 0x0700) Demod.syncBit = 3;
421 else if ((Demod.twoBits & 0x03B8) == 0x0380) Demod.syncBit = 2;
422 else if ((Demod.twoBits & 0x01DC) == 0x01C0) Demod.syncBit = 1;
423 else if ((Demod.twoBits & 0x00EE) == 0x00E0) Demod.syncBit = 0;
424 if (Demod.syncBit != 0xFFFF) {
425 Demod.startTime = non_real_time?non_real_time:(GetCountSspClk() & 0xfffffff8);
426 Demod.startTime -= Demod.syncBit;
427 Demod.bitCount = offset; // number of decoded data bits
428 Demod.state = DEMOD_MANCHESTER_DATA;
429 }
430 }
431 } else {
432
433 if (IsManchesterModulationNibble1(Demod.twoBits >> Demod.syncBit)) { // modulation in first half
434 if (IsManchesterModulationNibble2(Demod.twoBits >> Demod.syncBit)) { // ... and in second half = collision
435 if (!Demod.collisionPos) {
436 Demod.collisionPos = (Demod.len << 3) + Demod.bitCount;
437 }
438 } // modulation in first half only - Sequence D = 1
439 Demod.bitCount++;
440 Demod.shiftReg = (Demod.shiftReg >> 1) | 0x100; // in both cases, add a 1 to the shiftreg
441 if(Demod.bitCount == 9) { // if we decoded a full byte (including parity)
442 Demod.output[Demod.len++] = (Demod.shiftReg & 0xff);
443 Demod.parityBits <<= 1; // make room for the parity bit
444 Demod.parityBits |= ((Demod.shiftReg >> 8) & 0x01); // store parity bit
445 Demod.bitCount = 0;
446 Demod.shiftReg = 0;
447 if((Demod.len&0x0007) == 0) { // every 8 data bytes
448 Demod.parity[Demod.parityLen++] = Demod.parityBits; // store 8 parity bits
449 Demod.parityBits = 0;
450 }
451 }
452 Demod.endTime = Demod.startTime + 8*(9*Demod.len + Demod.bitCount + 1) - 4;
453 } else { // no modulation in first half
454 if (IsManchesterModulationNibble2(Demod.twoBits >> Demod.syncBit)) { // and modulation in second half = Sequence E = 0
455 Demod.bitCount++;
456 Demod.shiftReg = (Demod.shiftReg >> 1); // add a 0 to the shiftreg
457 if(Demod.bitCount >= 9) { // if we decoded a full byte (including parity)
458 Demod.output[Demod.len++] = (Demod.shiftReg & 0xff);
459 Demod.parityBits <<= 1; // make room for the new parity bit
460 Demod.parityBits |= ((Demod.shiftReg >> 8) & 0x01); // store parity bit
461 Demod.bitCount = 0;
462 Demod.shiftReg = 0;
463 if ((Demod.len&0x0007) == 0) { // every 8 data bytes
464 Demod.parity[Demod.parityLen++] = Demod.parityBits; // store 8 parity bits1
465 Demod.parityBits = 0;
466 }
467 }
468 Demod.endTime = Demod.startTime + 8*(9*Demod.len + Demod.bitCount + 1);
469 } else { // no modulation in both halves - End of communication
470 if(Demod.bitCount > 0) { // there are some remaining data bits
471 Demod.shiftReg >>= (9 - Demod.bitCount); // right align the decoded bits
472 Demod.output[Demod.len++] = Demod.shiftReg & 0xff; // and add them to the output
473 Demod.parityBits <<= 1; // add a (void) parity bit
474 Demod.parityBits <<= (8 - (Demod.len&0x0007)); // left align remaining parity bits
475 Demod.parity[Demod.parityLen++] = Demod.parityBits; // and store them
476 return TRUE;
477 } else if (Demod.len & 0x0007) { // there are some parity bits to store
478 Demod.parityBits <<= (8 - (Demod.len&0x0007)); // left align remaining parity bits
479 Demod.parity[Demod.parityLen++] = Demod.parityBits; // and store them
480 }
481 if (Demod.len) {
482 return TRUE; // we are finished with decoding the raw data sequence
483 } else { // nothing received. Start over
484 DemodReset();
485 }
486 }
487 }
488 }
489 return FALSE; // not finished yet, need more data
490 }
491
492 //=============================================================================
493 // Finally, a `sniffer' for ISO 14443 Type A
494 // Both sides of communication!
495 //=============================================================================
496
497 //-----------------------------------------------------------------------------
498 // Record the sequence of commands sent by the reader to the tag, with
499 // triggering so that we start recording at the point that the tag is moved
500 // near the reader.
501 // "hf 14a sniff"
502 //-----------------------------------------------------------------------------
503 void RAMFUNC SniffIso14443a(uint8_t param) {
504 // param:
505 // bit 0 - trigger from first card answer
506 // bit 1 - trigger from first reader 7-bit request
507 LEDsoff();
508
509 iso14443a_setup(FPGA_HF_ISO14443A_SNIFFER);
510
511 // Allocate memory from BigBuf for some buffers
512 // free all previous allocations first
513 BigBuf_free(); BigBuf_Clear_ext(false);
514 clear_trace();
515 set_tracing(TRUE);
516
517 // The command (reader -> tag) that we're receiving.
518 uint8_t *receivedCmd = BigBuf_malloc(MAX_FRAME_SIZE);
519 uint8_t *receivedCmdPar = BigBuf_malloc(MAX_PARITY_SIZE);
520
521 // The response (tag -> reader) that we're receiving.
522 uint8_t *receivedResponse = BigBuf_malloc(MAX_FRAME_SIZE);
523 uint8_t *receivedResponsePar = BigBuf_malloc(MAX_PARITY_SIZE);
524
525 // The DMA buffer, used to stream samples from the FPGA
526 uint8_t *dmaBuf = BigBuf_malloc(DMA_BUFFER_SIZE);
527
528 uint8_t *data = dmaBuf;
529 uint8_t previous_data = 0;
530 int maxDataLen = 0;
531 int dataLen = 0;
532 bool TagIsActive = FALSE;
533 bool ReaderIsActive = FALSE;
534
535 // Set up the demodulator for tag -> reader responses.
536 DemodInit(receivedResponse, receivedResponsePar);
537
538 // Set up the demodulator for the reader -> tag commands
539 UartInit(receivedCmd, receivedCmdPar);
540
541 // Setup and start DMA.
542 if ( !FpgaSetupSscDma((uint8_t*) dmaBuf, DMA_BUFFER_SIZE) ){
543 if (MF_DBGLEVEL > 1) Dbprintf("FpgaSetupSscDma failed. Exiting");
544 return;
545 }
546
547 // We won't start recording the frames that we acquire until we trigger;
548 // a good trigger condition to get started is probably when we see a
549 // response from the tag.
550 // triggered == FALSE -- to wait first for card
551 bool triggered = !(param & 0x03);
552
553 // And now we loop, receiving samples.
554 for(uint32_t rsamples = 0; TRUE; ) {
555
556 if(BUTTON_PRESS()) {
557 DbpString("cancelled by button");
558 break;
559 }
560
561 LED_A_ON();
562 WDT_HIT();
563
564 int register readBufDataP = data - dmaBuf;
565 int register dmaBufDataP = DMA_BUFFER_SIZE - AT91C_BASE_PDC_SSC->PDC_RCR;
566 if (readBufDataP <= dmaBufDataP){
567 dataLen = dmaBufDataP - readBufDataP;
568 } else {
569 dataLen = DMA_BUFFER_SIZE - readBufDataP + dmaBufDataP;
570 }
571 // test for length of buffer
572 if(dataLen > maxDataLen) {
573 maxDataLen = dataLen;
574 if(dataLen > (9 * DMA_BUFFER_SIZE / 10)) {
575 Dbprintf("blew circular buffer! dataLen=%d", dataLen);
576 break;
577 }
578 }
579 if(dataLen < 1) continue;
580
581 // primary buffer was stopped( <-- we lost data!
582 if (!AT91C_BASE_PDC_SSC->PDC_RCR) {
583 AT91C_BASE_PDC_SSC->PDC_RPR = (uint32_t) dmaBuf;
584 AT91C_BASE_PDC_SSC->PDC_RCR = DMA_BUFFER_SIZE;
585 Dbprintf("RxEmpty ERROR!!! data length:%d", dataLen); // temporary
586 }
587 // secondary buffer sets as primary, secondary buffer was stopped
588 if (!AT91C_BASE_PDC_SSC->PDC_RNCR) {
589 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) dmaBuf;
590 AT91C_BASE_PDC_SSC->PDC_RNCR = DMA_BUFFER_SIZE;
591 }
592
593 LED_A_OFF();
594
595 if (rsamples & 0x01) { // Need two samples to feed Miller and Manchester-Decoder
596
597 if(!TagIsActive) { // no need to try decoding reader data if the tag is sending
598 uint8_t readerdata = (previous_data & 0xF0) | (*data >> 4);
599 if (MillerDecoding(readerdata, (rsamples-1)*4)) {
600 LED_C_ON();
601
602 // check - if there is a short 7bit request from reader
603 if ((!triggered) && (param & 0x02) && (Uart.len == 1) && (Uart.bitCount == 7)) triggered = TRUE;
604
605 if(triggered) {
606 if (!LogTrace(receivedCmd,
607 Uart.len,
608 Uart.startTime*16 - DELAY_READER_AIR2ARM_AS_SNIFFER,
609 Uart.endTime*16 - DELAY_READER_AIR2ARM_AS_SNIFFER,
610 Uart.parity,
611 TRUE)) break;
612 }
613 /* And ready to receive another command. */
614 UartReset();
615 /* And also reset the demod code, which might have been */
616 /* false-triggered by the commands from the reader. */
617 DemodReset();
618 LED_B_OFF();
619 }
620 ReaderIsActive = (Uart.state != STATE_UNSYNCD);
621 }
622
623 if(!ReaderIsActive) { // no need to try decoding tag data if the reader is sending - and we cannot afford the time
624 uint8_t tagdata = (previous_data << 4) | (*data & 0x0F);
625 if(ManchesterDecoding(tagdata, 0, (rsamples-1)*4)) {
626 LED_B_ON();
627
628 if (!LogTrace(receivedResponse,
629 Demod.len,
630 Demod.startTime*16 - DELAY_TAG_AIR2ARM_AS_SNIFFER,
631 Demod.endTime*16 - DELAY_TAG_AIR2ARM_AS_SNIFFER,
632 Demod.parity,
633 FALSE)) break;
634
635 if ((!triggered) && (param & 0x01)) triggered = TRUE;
636
637 // And ready to receive another response.
638 DemodReset();
639 // And reset the Miller decoder including itS (now outdated) input buffer
640 UartInit(receivedCmd, receivedCmdPar);
641 LED_C_OFF();
642 }
643 TagIsActive = (Demod.state != DEMOD_UNSYNCD);
644 }
645 }
646
647 previous_data = *data;
648 rsamples++;
649 data++;
650 if(data == dmaBuf + DMA_BUFFER_SIZE) {
651 data = dmaBuf;
652 }
653 } // main cycle
654
655 if (MF_DBGLEVEL >= 1) {
656 Dbprintf("maxDataLen=%d, Uart.state=%x, Uart.len=%d", maxDataLen, Uart.state, Uart.len);
657 Dbprintf("traceLen=%d, Uart.output[0]=%08x", BigBuf_get_traceLen(), (uint32_t)Uart.output[0]);
658 }
659 FpgaDisableSscDma();
660 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
661 LEDsoff();
662 set_tracing(FALSE);
663 }
664
665 //-----------------------------------------------------------------------------
666 // Prepare tag messages
667 //-----------------------------------------------------------------------------
668 static void CodeIso14443aAsTagPar(const uint8_t *cmd, uint16_t len, uint8_t *parity) {
669 ToSendReset();
670
671 // Correction bit, might be removed when not needed
672 ToSendStuffBit(0);
673 ToSendStuffBit(0);
674 ToSendStuffBit(0);
675 ToSendStuffBit(0);
676 ToSendStuffBit(1); // 1
677 ToSendStuffBit(0);
678 ToSendStuffBit(0);
679 ToSendStuffBit(0);
680
681 // Send startbit
682 ToSend[++ToSendMax] = SEC_D;
683 LastProxToAirDuration = 8 * ToSendMax - 4;
684
685 for(uint16_t i = 0; i < len; i++) {
686 uint8_t b = cmd[i];
687
688 // Data bits
689 for(uint16_t j = 0; j < 8; j++) {
690 if(b & 1) {
691 ToSend[++ToSendMax] = SEC_D;
692 } else {
693 ToSend[++ToSendMax] = SEC_E;
694 }
695 b >>= 1;
696 }
697
698 // Get the parity bit
699 if (parity[i>>3] & (0x80>>(i&0x0007))) {
700 ToSend[++ToSendMax] = SEC_D;
701 LastProxToAirDuration = 8 * ToSendMax - 4;
702 } else {
703 ToSend[++ToSendMax] = SEC_E;
704 LastProxToAirDuration = 8 * ToSendMax;
705 }
706 }
707
708 // Send stopbit
709 ToSend[++ToSendMax] = SEC_F;
710
711 // Convert from last byte pos to length
712 ++ToSendMax;
713 }
714
715 static void CodeIso14443aAsTag(const uint8_t *cmd, uint16_t len) {
716 uint8_t par[MAX_PARITY_SIZE] = {0};
717 GetParity(cmd, len, par);
718 CodeIso14443aAsTagPar(cmd, len, par);
719 }
720
721 static void Code4bitAnswerAsTag(uint8_t cmd) {
722 uint8_t b = cmd;
723
724 ToSendReset();
725
726 // Correction bit, might be removed when not needed
727 ToSendStuffBit(0);
728 ToSendStuffBit(0);
729 ToSendStuffBit(0);
730 ToSendStuffBit(0);
731 ToSendStuffBit(1); // 1
732 ToSendStuffBit(0);
733 ToSendStuffBit(0);
734 ToSendStuffBit(0);
735
736 // Send startbit
737 ToSend[++ToSendMax] = SEC_D;
738
739 for(uint8_t i = 0; i < 4; i++) {
740 if(b & 1) {
741 ToSend[++ToSendMax] = SEC_D;
742 LastProxToAirDuration = 8 * ToSendMax - 4;
743 } else {
744 ToSend[++ToSendMax] = SEC_E;
745 LastProxToAirDuration = 8 * ToSendMax;
746 }
747 b >>= 1;
748 }
749
750 // Send stopbit
751 ToSend[++ToSendMax] = SEC_F;
752
753 // Convert from last byte pos to length
754 ToSendMax++;
755 }
756
757 //-----------------------------------------------------------------------------
758 // Wait for commands from reader
759 // Stop when button is pressed
760 // Or return TRUE when command is captured
761 //-----------------------------------------------------------------------------
762 static int GetIso14443aCommandFromReader(uint8_t *received, uint8_t *parity, int *len) {
763 // Set FPGA mode to "simulated ISO 14443 tag", no modulation (listen
764 // only, since we are receiving, not transmitting).
765 // Signal field is off with the appropriate LED
766 LED_D_OFF();
767 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
768
769 // Now run a `software UART` on the stream of incoming samples.
770 UartInit(received, parity);
771
772 // clear RXRDY:
773 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
774
775 for(;;) {
776 WDT_HIT();
777
778 if(BUTTON_PRESS()) return FALSE;
779
780 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
781 b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
782 if(MillerDecoding(b, 0)) {
783 *len = Uart.len;
784 return TRUE;
785 }
786 }
787 }
788 }
789
790 bool prepare_tag_modulation(tag_response_info_t* response_info, size_t max_buffer_size) {
791 // Example response, answer to MIFARE Classic read block will be 16 bytes + 2 CRC = 18 bytes
792 // This will need the following byte array for a modulation sequence
793 // 144 data bits (18 * 8)
794 // 18 parity bits
795 // 2 Start and stop
796 // 1 Correction bit (Answer in 1172 or 1236 periods, see FPGA)
797 // 1 just for the case
798 // ----------- +
799 // 166 bytes, since every bit that needs to be send costs us a byte
800 //
801 // Prepare the tag modulation bits from the message
802 CodeIso14443aAsTag(response_info->response,response_info->response_n);
803
804 // Make sure we do not exceed the free buffer space
805 if (ToSendMax > max_buffer_size) {
806 Dbprintf("Out of memory, when modulating bits for tag answer:");
807 Dbhexdump(response_info->response_n,response_info->response,false);
808 return FALSE;
809 }
810
811 // Copy the byte array, used for this modulation to the buffer position
812 memcpy(response_info->modulation,ToSend,ToSendMax);
813
814 // Store the number of bytes that were used for encoding/modulation and the time needed to transfer them
815 response_info->modulation_n = ToSendMax;
816 response_info->ProxToAirDuration = LastProxToAirDuration;
817 return TRUE;
818 }
819
820 // "precompile" responses. There are 7 predefined responses with a total of 28 bytes data to transmit.
821 // Coded responses need one byte per bit to transfer (data, parity, start, stop, correction)
822 // 28 * 8 data bits, 28 * 1 parity bits, 7 start bits, 7 stop bits, 7 correction bits
823 // -> need 273 bytes buffer
824 // 44 * 8 data bits, 44 * 1 parity bits, 9 start bits, 9 stop bits, 9 correction bits --370
825 // 47 * 8 data bits, 47 * 1 parity bits, 10 start bits, 10 stop bits, 10 correction bits
826 #define ALLOCATED_TAG_MODULATION_BUFFER_SIZE 453
827
828 bool prepare_allocated_tag_modulation(tag_response_info_t* response_info) {
829 // Retrieve and store the current buffer index
830 response_info->modulation = free_buffer_pointer;
831
832 // Determine the maximum size we can use from our buffer
833 size_t max_buffer_size = ALLOCATED_TAG_MODULATION_BUFFER_SIZE;
834
835 // Forward the prepare tag modulation function to the inner function
836 if (prepare_tag_modulation(response_info, max_buffer_size)) {
837 // Update the free buffer offset
838 free_buffer_pointer += ToSendMax;
839 return true;
840 } else {
841 return false;
842 }
843 }
844
845 //-----------------------------------------------------------------------------
846 // Main loop of simulated tag: receive commands from reader, decide what
847 // response to send, and send it.
848 // 'hf 14a sim'
849 //-----------------------------------------------------------------------------
850 void SimulateIso14443aTag(int tagType, int flags, byte_t* data) {
851
852 #define ATTACK_KEY_COUNT 8 // keep same as define in cmdhfmf.c -> readerAttack()
853
854 uint8_t sak = 0;
855 uint32_t cuid = 0;
856 uint32_t nonce = 0;
857
858 // PACK response to PWD AUTH for EV1/NTAG
859 uint8_t response8[4] = {0,0,0,0};
860 // Counter for EV1/NTAG
861 uint32_t counters[] = {0,0,0};
862
863 // The first response contains the ATQA (note: bytes are transmitted in reverse order).
864 uint8_t response1[] = {0,0};
865
866 // Here, we collect CUID, block1, keytype1, NT1, NR1, AR1, CUID, block2, keytyp2, NT2, NR2, AR2
867 // it should also collect block, keytype.
868 uint8_t cardAUTHSC = 0;
869 uint8_t cardAUTHKEY = 0xff; // no authentication
870 // allow collecting up to 8 sets of nonces to allow recovery of up to 8 keys
871
872 nonces_t ar_nr_resp[ATTACK_KEY_COUNT*2]; // for 2 separate attack types (nml, moebius)
873 memset(ar_nr_resp, 0x00, sizeof(ar_nr_resp));
874
875 uint8_t ar_nr_collected[ATTACK_KEY_COUNT*2]; // for 2nd attack type (moebius)
876 memset(ar_nr_collected, 0x00, sizeof(ar_nr_collected));
877 uint8_t nonce1_count = 0;
878 uint8_t nonce2_count = 0;
879 uint8_t moebius_n_count = 0;
880 bool gettingMoebius = false;
881 uint8_t mM = 0; // moebius_modifier for collection storage
882
883
884 switch (tagType) {
885 case 1: { // MIFARE Classic 1k
886 response1[0] = 0x04;
887 sak = 0x08;
888 } break;
889 case 2: { // MIFARE Ultralight
890 response1[0] = 0x44;
891 sak = 0x00;
892 } break;
893 case 3: { // MIFARE DESFire
894 response1[0] = 0x04;
895 response1[1] = 0x03;
896 sak = 0x20;
897 } break;
898 case 4: { // ISO/IEC 14443-4 - javacard (JCOP)
899 response1[0] = 0x04;
900 sak = 0x28;
901 } break;
902 case 5: { // MIFARE TNP3XXX
903 response1[0] = 0x01;
904 response1[1] = 0x0f;
905 sak = 0x01;
906 } break;
907 case 6: { // MIFARE Mini 320b
908 response1[0] = 0x44;
909 sak = 0x09;
910 } break;
911 case 7: { // NTAG
912 response1[0] = 0x44;
913 sak = 0x00;
914 // PACK
915 response8[0] = 0x80;
916 response8[1] = 0x80;
917 ComputeCrc14443(CRC_14443_A, response8, 2, &response8[2], &response8[3]);
918 // uid not supplied then get from emulator memory
919 if (data[0]==0) {
920 uint16_t start = 4 * (0+12);
921 uint8_t emdata[8];
922 emlGetMemBt( emdata, start, sizeof(emdata));
923 memcpy(data, emdata, 3); // uid bytes 0-2
924 memcpy(data+3, emdata+4, 4); // uid bytes 3-7
925 flags |= FLAG_7B_UID_IN_DATA;
926 }
927 } break;
928 default: {
929 Dbprintf("Error: unkown tagtype (%d)",tagType);
930 return;
931 } break;
932 }
933
934 // The second response contains the (mandatory) first 24 bits of the UID
935 uint8_t response2[5] = {0x00};
936
937 // For UID size 7,
938 uint8_t response2a[5] = {0x00};
939
940 if ( (flags & FLAG_7B_UID_IN_DATA) == FLAG_7B_UID_IN_DATA ) {
941 response2[0] = 0x88; // Cascade Tag marker
942 response2[1] = data[0];
943 response2[2] = data[1];
944 response2[3] = data[2];
945
946 response2a[0] = data[3];
947 response2a[1] = data[4];
948 response2a[2] = data[5];
949 response2a[3] = data[6]; //??
950 response2a[4] = response2a[0] ^ response2a[1] ^ response2a[2] ^ response2a[3];
951
952 // Configure the ATQA and SAK accordingly
953 response1[0] |= 0x40;
954 sak |= 0x04;
955
956 cuid = bytes_to_num(data+3, 4);
957 } else {
958 memcpy(response2, data, 4);
959 // Configure the ATQA and SAK accordingly
960 response1[0] &= 0xBF;
961 sak &= 0xFB;
962 cuid = bytes_to_num(data, 4);
963 }
964
965 // Calculate the BitCountCheck (BCC) for the first 4 bytes of the UID.
966 response2[4] = response2[0] ^ response2[1] ^ response2[2] ^ response2[3];
967
968 // Prepare the mandatory SAK (for 4 and 7 byte UID)
969 uint8_t response3[3] = {sak, 0x00, 0x00};
970 ComputeCrc14443(CRC_14443_A, response3, 1, &response3[1], &response3[2]);
971
972 // Prepare the optional second SAK (for 7 byte UID), drop the cascade bit
973 uint8_t response3a[3] = {0x00};
974 response3a[0] = sak & 0xFB;
975 ComputeCrc14443(CRC_14443_A, response3a, 1, &response3a[1], &response3a[2]);
976
977 // Tag NONCE.
978 uint8_t response5[4];
979 nonce = prand();
980 num_to_bytes(nonce, 4, response5);
981
982 uint8_t response6[] = { 0x04, 0x58, 0x80, 0x02, 0x00, 0x00 }; // dummy ATS (pseudo-ATR), answer to RATS:
983 // Format byte = 0x58: FSCI=0x08 (FSC=256), TA(1) and TC(1) present,
984 // TA(1) = 0x80: different divisors not supported, DR = 1, DS = 1
985 // TB(1) = not present. Defaults: FWI = 4 (FWT = 256 * 16 * 2^4 * 1/fc = 4833us), SFGI = 0 (SFG = 256 * 16 * 2^0 * 1/fc = 302us)
986 // TC(1) = 0x02: CID supported, NAD not supported
987 ComputeCrc14443(CRC_14443_A, response6, 4, &response6[4], &response6[5]);
988
989 // Prepare GET_VERSION (different for UL EV-1 / NTAG)
990 // uint8_t response7_EV1[] = {0x00, 0x04, 0x03, 0x01, 0x01, 0x00, 0x0b, 0x03, 0xfd, 0xf7}; //EV1 48bytes VERSION.
991 // uint8_t response7_NTAG[] = {0x00, 0x04, 0x04, 0x02, 0x01, 0x00, 0x11, 0x03, 0x01, 0x9e}; //NTAG 215
992 // Prepare CHK_TEARING
993 // uint8_t response9[] = {0xBD,0x90,0x3f};
994
995 #define TAG_RESPONSE_COUNT 10
996 tag_response_info_t responses[TAG_RESPONSE_COUNT] = {
997 { .response = response1, .response_n = sizeof(response1) }, // Answer to request - respond with card type
998 { .response = response2, .response_n = sizeof(response2) }, // Anticollision cascade1 - respond with uid
999 { .response = response2a, .response_n = sizeof(response2a) }, // Anticollision cascade2 - respond with 2nd half of uid if asked
1000 { .response = response3, .response_n = sizeof(response3) }, // Acknowledge select - cascade 1
1001 { .response = response3a, .response_n = sizeof(response3a) }, // Acknowledge select - cascade 2
1002 { .response = response5, .response_n = sizeof(response5) }, // Authentication answer (random nonce)
1003 { .response = response6, .response_n = sizeof(response6) }, // dummy ATS (pseudo-ATR), answer to RATS
1004
1005 { .response = response8, .response_n = sizeof(response8) } // EV1/NTAG PACK response
1006 };
1007 // { .response = response7_NTAG, .response_n = sizeof(response7_NTAG)}, // EV1/NTAG GET_VERSION response
1008 // { .response = response9, .response_n = sizeof(response9) } // EV1/NTAG CHK_TEAR response
1009
1010
1011 // Allocate 512 bytes for the dynamic modulation, created when the reader queries for it
1012 // Such a response is less time critical, so we can prepare them on the fly
1013 #define DYNAMIC_RESPONSE_BUFFER_SIZE 64
1014 #define DYNAMIC_MODULATION_BUFFER_SIZE 512
1015 uint8_t dynamic_response_buffer[DYNAMIC_RESPONSE_BUFFER_SIZE];
1016 uint8_t dynamic_modulation_buffer[DYNAMIC_MODULATION_BUFFER_SIZE];
1017 tag_response_info_t dynamic_response_info = {
1018 .response = dynamic_response_buffer,
1019 .response_n = 0,
1020 .modulation = dynamic_modulation_buffer,
1021 .modulation_n = 0
1022 };
1023
1024 // We need to listen to the high-frequency, peak-detected path.
1025 iso14443a_setup(FPGA_HF_ISO14443A_TAGSIM_LISTEN);
1026
1027 BigBuf_free_keep_EM();
1028 clear_trace();
1029 set_tracing(TRUE);
1030
1031 // allocate buffers:
1032 uint8_t *receivedCmd = BigBuf_malloc(MAX_FRAME_SIZE);
1033 uint8_t *receivedCmdPar = BigBuf_malloc(MAX_PARITY_SIZE);
1034 free_buffer_pointer = BigBuf_malloc(ALLOCATED_TAG_MODULATION_BUFFER_SIZE);
1035
1036 // Prepare the responses of the anticollision phase
1037 // there will be not enough time to do this at the moment the reader sends it REQA
1038 for (size_t i=0; i<TAG_RESPONSE_COUNT; i++)
1039 prepare_allocated_tag_modulation(&responses[i]);
1040
1041 int len = 0;
1042
1043 // To control where we are in the protocol
1044 int order = 0;
1045 int lastorder;
1046
1047 // Just to allow some checks
1048 int happened = 0;
1049 int happened2 = 0;
1050 int cmdsRecvd = 0;
1051 tag_response_info_t* p_response;
1052
1053 LED_A_ON();
1054 for(;;) {
1055 WDT_HIT();
1056
1057 // Clean receive command buffer
1058 if(!GetIso14443aCommandFromReader(receivedCmd, receivedCmdPar, &len)) {
1059 DbpString("Button press");
1060 break;
1061 }
1062
1063 // incease nonce at every command recieved
1064 nonce = prand();
1065 num_to_bytes(nonce, 4, response5);
1066
1067 p_response = NULL;
1068
1069 // Okay, look at the command now.
1070 lastorder = order;
1071 if(receivedCmd[0] == ISO14443A_CMD_REQA) { // Received a REQUEST
1072 p_response = &responses[0]; order = 1;
1073 } else if(receivedCmd[0] == ISO14443A_CMD_WUPA) { // Received a WAKEUP
1074 p_response = &responses[0]; order = 6;
1075 } else if(receivedCmd[1] == 0x20 && receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT) { // Received request for UID (cascade 1)
1076 p_response = &responses[1]; order = 2;
1077 } else if(receivedCmd[1] == 0x20 && receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT_2) { // Received request for UID (cascade 2)
1078 p_response = &responses[2]; order = 20;
1079 } else if(receivedCmd[1] == 0x70 && receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT) { // Received a SELECT (cascade 1)
1080 p_response = &responses[3]; order = 3;
1081 } else if(receivedCmd[1] == 0x70 && receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT_2) { // Received a SELECT (cascade 2)
1082 p_response = &responses[4]; order = 30;
1083 } else if(receivedCmd[0] == ISO14443A_CMD_READBLOCK) { // Received a (plain) READ
1084 uint8_t block = receivedCmd[1];
1085 // if Ultralight or NTAG (4 byte blocks)
1086 if ( tagType == 7 || tagType == 2 ) {
1087 // first 12 blocks of emu are [getversion answer - check tearing - pack - 0x00 - signature]
1088 uint16_t start = 4 * (block+12);
1089 uint8_t emdata[MAX_MIFARE_FRAME_SIZE];
1090 emlGetMemBt( emdata, start, 16);
1091 AppendCrc14443a(emdata, 16);
1092 EmSendCmdEx(emdata, sizeof(emdata), false);
1093 // We already responded, do not send anything with the EmSendCmd14443aRaw() that is called below
1094 p_response = NULL;
1095 } else { // all other tags (16 byte block tags)
1096 uint8_t emdata[MAX_MIFARE_FRAME_SIZE];
1097 emlGetMemBt( emdata, block, 16);
1098 AppendCrc14443a(emdata, 16);
1099 EmSendCmdEx(emdata, sizeof(emdata), false);
1100 // EmSendCmdEx(data+(4*receivedCmd[1]),16,false);
1101 // Dbprintf("Read request from reader: %x %x",receivedCmd[0],receivedCmd[1]);
1102 // We already responded, do not send anything with the EmSendCmd14443aRaw() that is called below
1103 p_response = NULL;
1104 }
1105 } else if(receivedCmd[0] == MIFARE_ULEV1_FASTREAD) { // Received a FAST READ (ranged read)
1106 uint8_t emdata[MAX_FRAME_SIZE];
1107 // first 12 blocks of emu are [getversion answer - check tearing - pack - 0x00 - signature]
1108 int start = (receivedCmd[1]+12) * 4;
1109 int len = (receivedCmd[2] - receivedCmd[1] + 1) * 4;
1110 emlGetMemBt( emdata, start, len);
1111 AppendCrc14443a(emdata, len);
1112 EmSendCmdEx(emdata, len+2, false);
1113 p_response = NULL;
1114 } else if(receivedCmd[0] == MIFARE_ULEV1_READSIG && tagType == 7) { // Received a READ SIGNATURE --
1115 // first 12 blocks of emu are [getversion answer - check tearing - pack - 0x00 - signature]
1116 uint16_t start = 4 * 4;
1117 uint8_t emdata[34];
1118 emlGetMemBt( emdata, start, 32);
1119 AppendCrc14443a(emdata, 32);
1120 EmSendCmdEx(emdata, sizeof(emdata), false);
1121 p_response = NULL;
1122 } else if (receivedCmd[0] == MIFARE_ULEV1_READ_CNT && tagType == 7) { // Received a READ COUNTER --
1123 uint8_t index = receivedCmd[1];
1124 uint8_t data[] = {0x00,0x00,0x00,0x14,0xa5};
1125 if ( counters[index] > 0) {
1126 num_to_bytes(counters[index], 3, data);
1127 AppendCrc14443a(data, sizeof(data)-2);
1128 }
1129 EmSendCmdEx(data,sizeof(data),false);
1130 p_response = NULL;
1131 } else if (receivedCmd[0] == MIFARE_ULEV1_INCR_CNT && tagType == 7) { // Received a INC COUNTER --
1132 // number of counter
1133 uint8_t counter = receivedCmd[1];
1134 uint32_t val = bytes_to_num(receivedCmd+2,4);
1135 counters[counter] = val;
1136
1137 // send ACK
1138 uint8_t ack[] = {0x0a};
1139 EmSendCmdEx(ack,sizeof(ack),false);
1140 p_response = NULL;
1141 } else if(receivedCmd[0] == MIFARE_ULEV1_CHECKTEAR && tagType == 7) { // Received a CHECK_TEARING_EVENT --
1142 // first 12 blocks of emu are [getversion answer - check tearing - pack - 0x00 - signature]
1143 uint8_t emdata[3];
1144 uint8_t counter=0;
1145 if (receivedCmd[1]<3) counter = receivedCmd[1];
1146 emlGetMemBt( emdata, 10+counter, 1);
1147 AppendCrc14443a(emdata, sizeof(emdata)-2);
1148 EmSendCmdEx(emdata, sizeof(emdata), false);
1149 p_response = NULL;
1150 } else if(receivedCmd[0] == ISO14443A_CMD_HALT) { // Received a HALT
1151 LogTrace(receivedCmd, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
1152 p_response = NULL;
1153 } else if(receivedCmd[0] == MIFARE_AUTH_KEYA || receivedCmd[0] == MIFARE_AUTH_KEYB) { // Received an authentication request
1154 if ( tagType == 7 ) { // IF NTAG /EV1 0x60 == GET_VERSION, not a authentication request.
1155 uint8_t emdata[10];
1156 emlGetMemBt( emdata, 0, 8 );
1157 AppendCrc14443a(emdata, sizeof(emdata)-2);
1158 EmSendCmdEx(emdata, sizeof(emdata), false);
1159 p_response = NULL;
1160 } else {
1161 cardAUTHSC = receivedCmd[1] / 4; // received block num
1162 cardAUTHKEY = receivedCmd[0] - 0x60;
1163 p_response = &responses[5]; order = 7;
1164 }
1165 } else if(receivedCmd[0] == ISO14443A_CMD_RATS) { // Received a RATS request
1166 if (tagType == 1 || tagType == 2) { // RATS not supported
1167 EmSend4bit(CARD_NACK_NA);
1168 p_response = NULL;
1169 } else {
1170 p_response = &responses[6]; order = 70;
1171 }
1172 } else if (order == 7 && len == 8) { // Received {nr] and {ar} (part of authentication)
1173 LogTrace(receivedCmd, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
1174 uint32_t nr = bytes_to_num(receivedCmd,4);
1175 uint32_t ar = bytes_to_num(receivedCmd+4,4);
1176
1177 // Collect AR/NR per keytype & sector
1178 if ( (flags & FLAG_NR_AR_ATTACK) == FLAG_NR_AR_ATTACK ) {
1179
1180 for (uint8_t i = 0; i < ATTACK_KEY_COUNT; i++) {
1181
1182 if ( ar_nr_collected[i+mM] == 0 || (
1183 (cardAUTHSC == ar_nr_resp[i+mM].sector) &&
1184 (cardAUTHKEY == ar_nr_resp[i+mM].keytype) &&
1185 (ar_nr_collected[i+mM] > 0)
1186 )
1187 ) {
1188
1189 // if first auth for sector, or matches sector and keytype of previous auth
1190 if (ar_nr_collected[i+mM] < 2) {
1191 // if we haven't already collected 2 nonces for this sector
1192 if (ar_nr_resp[ar_nr_collected[i+mM]].ar != ar) {
1193 // Avoid duplicates... probably not necessary, ar should vary.
1194 if (ar_nr_collected[i+mM]==0) {
1195 // first nonce collect
1196 ar_nr_resp[i+mM].cuid = cuid;
1197 ar_nr_resp[i+mM].sector = cardAUTHSC;
1198 ar_nr_resp[i+mM].keytype = cardAUTHKEY;
1199 ar_nr_resp[i+mM].nonce = nonce;
1200 ar_nr_resp[i+mM].nr = nr;
1201 ar_nr_resp[i+mM].ar = ar;
1202 nonce1_count++;
1203 // add this nonce to first moebius nonce
1204 ar_nr_resp[i+ATTACK_KEY_COUNT].cuid = cuid;
1205 ar_nr_resp[i+ATTACK_KEY_COUNT].sector = cardAUTHSC;
1206 ar_nr_resp[i+ATTACK_KEY_COUNT].keytype = cardAUTHKEY;
1207 ar_nr_resp[i+ATTACK_KEY_COUNT].nonce = nonce;
1208 ar_nr_resp[i+ATTACK_KEY_COUNT].nr = nr;
1209 ar_nr_resp[i+ATTACK_KEY_COUNT].ar = ar;
1210 ar_nr_collected[i+ATTACK_KEY_COUNT]++;
1211 } else { // second nonce collect (std and moebius)
1212 ar_nr_resp[i+mM].nonce2 = nonce;
1213 ar_nr_resp[i+mM].nr2 = nr;
1214 ar_nr_resp[i+mM].ar2 = ar;
1215 if (!gettingMoebius) {
1216 nonce2_count++;
1217 // check if this was the last second nonce we need for std attack
1218 if ( nonce2_count == nonce1_count ) {
1219 // done collecting std test switch to moebius
1220 // first finish incrementing last sample
1221 ar_nr_collected[i+mM]++;
1222 // switch to moebius collection
1223 gettingMoebius = true;
1224 mM = ATTACK_KEY_COUNT;
1225 break;
1226 }
1227 } else {
1228 moebius_n_count++;
1229 // if we've collected all the nonces we need - finish.
1230 if (nonce1_count == moebius_n_count) {
1231 cmd_send(CMD_ACK,CMD_SIMULATE_MIFARE_CARD,0,0,&ar_nr_resp,sizeof(ar_nr_resp));
1232 nonce1_count = 0;
1233 nonce2_count = 0;
1234 moebius_n_count = 0;
1235 gettingMoebius = false;
1236 }
1237 }
1238 }
1239 ar_nr_collected[i+mM]++;
1240 }
1241 }
1242 // we found right spot for this nonce stop looking
1243 break;
1244 }
1245 }
1246 }
1247
1248 } else if (receivedCmd[0] == MIFARE_ULC_AUTH_1 ) { // ULC authentication, or Desfire Authentication
1249 } else if (receivedCmd[0] == MIFARE_ULEV1_AUTH) { // NTAG / EV-1 authentication
1250 if ( tagType == 7 ) {
1251 uint16_t start = 13; // first 4 blocks of emu are [getversion answer - check tearing - pack - 0x00]
1252 uint8_t emdata[4];
1253 emlGetMemBt( emdata, start, 2);
1254 AppendCrc14443a(emdata, 2);
1255 EmSendCmdEx(emdata, sizeof(emdata), false);
1256 p_response = NULL;
1257 uint32_t pwd = bytes_to_num(receivedCmd+1,4);
1258
1259 if ( MF_DBGLEVEL >= 3) Dbprintf("Auth attempt: %08x", pwd);
1260 }
1261 } else {
1262 // Check for ISO 14443A-4 compliant commands, look at left nibble
1263 switch (receivedCmd[0]) {
1264 case 0x02:
1265 case 0x03: { // IBlock (command no CID)
1266 dynamic_response_info.response[0] = receivedCmd[0];
1267 dynamic_response_info.response[1] = 0x90;
1268 dynamic_response_info.response[2] = 0x00;
1269 dynamic_response_info.response_n = 3;
1270 } break;
1271 case 0x0B:
1272 case 0x0A: { // IBlock (command CID)
1273 dynamic_response_info.response[0] = receivedCmd[0];
1274 dynamic_response_info.response[1] = 0x00;
1275 dynamic_response_info.response[2] = 0x90;
1276 dynamic_response_info.response[3] = 0x00;
1277 dynamic_response_info.response_n = 4;
1278 } break;
1279
1280 case 0x1A:
1281 case 0x1B: { // Chaining command
1282 dynamic_response_info.response[0] = 0xaa | ((receivedCmd[0]) & 1);
1283 dynamic_response_info.response_n = 2;
1284 } break;
1285
1286 case 0xaa:
1287 case 0xbb: {
1288 dynamic_response_info.response[0] = receivedCmd[0] ^ 0x11;
1289 dynamic_response_info.response_n = 2;
1290 } break;
1291
1292 case 0xBA: { // ping / pong
1293 dynamic_response_info.response[0] = 0xAB;
1294 dynamic_response_info.response[1] = 0x00;
1295 dynamic_response_info.response_n = 2;
1296 } break;
1297
1298 case 0xCA:
1299 case 0xC2: { // Readers sends deselect command
1300 dynamic_response_info.response[0] = 0xCA;
1301 dynamic_response_info.response[1] = 0x00;
1302 dynamic_response_info.response_n = 2;
1303 } break;
1304
1305 default: {
1306 // Never seen this command before
1307 LogTrace(receivedCmd, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
1308 Dbprintf("Received unknown command (len=%d):",len);
1309 Dbhexdump(len,receivedCmd,false);
1310 // Do not respond
1311 dynamic_response_info.response_n = 0;
1312 } break;
1313 }
1314
1315 if (dynamic_response_info.response_n > 0) {
1316 // Copy the CID from the reader query
1317 dynamic_response_info.response[1] = receivedCmd[1];
1318
1319 // Add CRC bytes, always used in ISO 14443A-4 compliant cards
1320 AppendCrc14443a(dynamic_response_info.response,dynamic_response_info.response_n);
1321 dynamic_response_info.response_n += 2;
1322
1323 if (prepare_tag_modulation(&dynamic_response_info,DYNAMIC_MODULATION_BUFFER_SIZE) == false) {
1324 Dbprintf("Error preparing tag response");
1325 LogTrace(receivedCmd, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
1326 break;
1327 }
1328 p_response = &dynamic_response_info;
1329 }
1330 }
1331
1332 // Count number of wakeups received after a halt
1333 if(order == 6 && lastorder == 5) { happened++; }
1334
1335 // Count number of other messages after a halt
1336 if(order != 6 && lastorder == 5) { happened2++; }
1337
1338 // comment this limit if you want to simulation longer
1339 if (!tracing) {
1340 Dbprintf("Trace Full. Simulation stopped.");
1341 break;
1342 }
1343 // comment this limit if you want to simulation longer
1344 if(cmdsRecvd > 999) {
1345 DbpString("1000 commands later...");
1346 break;
1347 }
1348 cmdsRecvd++;
1349
1350 if (p_response != NULL) {
1351 EmSendCmd14443aRaw(p_response->modulation, p_response->modulation_n, receivedCmd[0] == 0x52);
1352 // do the tracing for the previous reader request and this tag answer:
1353 uint8_t par[MAX_PARITY_SIZE] = {0x00};
1354 GetParity(p_response->response, p_response->response_n, par);
1355
1356 EmLogTrace(Uart.output,
1357 Uart.len,
1358 Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG,
1359 Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG,
1360 Uart.parity,
1361 p_response->response,
1362 p_response->response_n,
1363 LastTimeProxToAirStart*16 + DELAY_ARM2AIR_AS_TAG,
1364 (LastTimeProxToAirStart + p_response->ProxToAirDuration)*16 + DELAY_ARM2AIR_AS_TAG,
1365 par);
1366 }
1367 }
1368
1369 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
1370 set_tracing(FALSE);
1371 BigBuf_free_keep_EM();
1372 LED_A_OFF();
1373
1374 if(flags & FLAG_NR_AR_ATTACK && MF_DBGLEVEL >= 1) {
1375 for ( uint8_t i = 0; i < ATTACK_KEY_COUNT; i++) {
1376 if (ar_nr_collected[i] == 2) {
1377 Dbprintf("Collected two pairs of AR/NR which can be used to extract %s from reader for sector %d:", (i<ATTACK_KEY_COUNT/2) ? "keyA" : "keyB", ar_nr_resp[i].sector);
1378 Dbprintf("../tools/mfkey/mfkey32 %08x %08x %08x %08x %08x %08x",
1379 ar_nr_resp[i].cuid, //UID
1380 ar_nr_resp[i].nonce, //NT
1381 ar_nr_resp[i].nr, //NR1
1382 ar_nr_resp[i].ar, //AR1
1383 ar_nr_resp[i].nr2, //NR2
1384 ar_nr_resp[i].ar2 //AR2
1385 );
1386 }
1387 }
1388 for ( uint8_t i = ATTACK_KEY_COUNT; i < ATTACK_KEY_COUNT*2; i++) {
1389 if (ar_nr_collected[i] == 2) {
1390 Dbprintf("Collected two pairs of AR/NR which can be used to extract %s from reader for sector %d:", (i<ATTACK_KEY_COUNT/2) ? "keyA" : "keyB", ar_nr_resp[i].sector);
1391 Dbprintf("../tools/mfkey/mfkey32v2 %08x %08x %08x %08x %08x %08x %08x",
1392 ar_nr_resp[i].cuid, //UID
1393 ar_nr_resp[i].nonce, //NT
1394 ar_nr_resp[i].nr, //NR1
1395 ar_nr_resp[i].ar, //AR1
1396 ar_nr_resp[i].nonce2,//NT2
1397 ar_nr_resp[i].nr2, //NR2
1398 ar_nr_resp[i].ar2 //AR2
1399 );
1400 }
1401 }
1402 }
1403
1404 if (MF_DBGLEVEL >= 4){
1405 Dbprintf("-[ Wake ups after halt [%d]", happened);
1406 Dbprintf("-[ Messages after halt [%d]", happened2);
1407 Dbprintf("-[ Num of received cmd [%d]", cmdsRecvd);
1408 }
1409 }
1410
1411 // prepare a delayed transfer. This simply shifts ToSend[] by a number
1412 // of bits specified in the delay parameter.
1413 void PrepareDelayedTransfer(uint16_t delay) {
1414 delay &= 0x07;
1415 if (!delay) return;
1416
1417 uint8_t bitmask = 0;
1418 uint8_t bits_to_shift = 0;
1419 uint8_t bits_shifted = 0;
1420 uint16_t i = 0;
1421
1422 for (i = 0; i < delay; ++i)
1423 bitmask |= (0x01 << i);
1424
1425 ToSend[++ToSendMax] = 0x00;
1426
1427 for (i = 0; i < ToSendMax; ++i) {
1428 bits_to_shift = ToSend[i] & bitmask;
1429 ToSend[i] = ToSend[i] >> delay;
1430 ToSend[i] = ToSend[i] | (bits_shifted << (8 - delay));
1431 bits_shifted = bits_to_shift;
1432 }
1433 }
1434
1435
1436 //-------------------------------------------------------------------------------------
1437 // Transmit the command (to the tag) that was placed in ToSend[].
1438 // Parameter timing:
1439 // if NULL: transfer at next possible time, taking into account
1440 // request guard time and frame delay time
1441 // if == 0: transfer immediately and return time of transfer
1442 // if != 0: delay transfer until time specified
1443 //-------------------------------------------------------------------------------------
1444 static void TransmitFor14443a(const uint8_t *cmd, uint16_t len, uint32_t *timing) {
1445 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_MOD);
1446
1447 uint32_t ThisTransferTime = 0;
1448
1449 if (timing) {
1450 if(*timing == 0) { // Measure time
1451 *timing = (GetCountSspClk() + 8) & 0xfffffff8;
1452 } else {
1453 PrepareDelayedTransfer(*timing & 0x00000007); // Delay transfer (fine tuning - up to 7 MF clock ticks)
1454 }
1455 if(MF_DBGLEVEL >= 4 && GetCountSspClk() >= (*timing & 0xfffffff8)) Dbprintf("TransmitFor14443a: Missed timing");
1456 while(GetCountSspClk() < (*timing & 0xfffffff8)); // Delay transfer (multiple of 8 MF clock ticks)
1457 LastTimeProxToAirStart = *timing;
1458 } else {
1459 ThisTransferTime = ((MAX(NextTransferTime, GetCountSspClk()) & 0xfffffff8) + 8);
1460
1461 while(GetCountSspClk() < ThisTransferTime);
1462
1463 LastTimeProxToAirStart = ThisTransferTime;
1464 }
1465
1466 // clear TXRDY
1467 AT91C_BASE_SSC->SSC_THR = SEC_Y;
1468
1469 uint16_t c = 0;
1470 for(;;) {
1471 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1472 AT91C_BASE_SSC->SSC_THR = cmd[c];
1473 ++c;
1474 if(c >= len)
1475 break;
1476 }
1477 }
1478
1479 NextTransferTime = MAX(NextTransferTime, LastTimeProxToAirStart + REQUEST_GUARD_TIME);
1480 }
1481
1482 //-----------------------------------------------------------------------------
1483 // Prepare reader command (in bits, support short frames) to send to FPGA
1484 //-----------------------------------------------------------------------------
1485 void CodeIso14443aBitsAsReaderPar(const uint8_t *cmd, uint16_t bits, const uint8_t *parity) {
1486 int i, j;
1487 int last = 0;
1488 uint8_t b;
1489
1490 ToSendReset();
1491
1492 // Start of Communication (Seq. Z)
1493 ToSend[++ToSendMax] = SEC_Z;
1494 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1495
1496 size_t bytecount = nbytes(bits);
1497 // Generate send structure for the data bits
1498 for (i = 0; i < bytecount; i++) {
1499 // Get the current byte to send
1500 b = cmd[i];
1501 size_t bitsleft = MIN((bits-(i*8)),8);
1502
1503 for (j = 0; j < bitsleft; j++) {
1504 if (b & 1) {
1505 // Sequence X
1506 ToSend[++ToSendMax] = SEC_X;
1507 LastProxToAirDuration = 8 * (ToSendMax+1) - 2;
1508 last = 1;
1509 } else {
1510 if (last == 0) {
1511 // Sequence Z
1512 ToSend[++ToSendMax] = SEC_Z;
1513 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1514 } else {
1515 // Sequence Y
1516 ToSend[++ToSendMax] = SEC_Y;
1517 last = 0;
1518 }
1519 }
1520 b >>= 1;
1521 }
1522
1523 // Only transmit parity bit if we transmitted a complete byte
1524 if (j == 8 && parity != NULL) {
1525 // Get the parity bit
1526 if (parity[i>>3] & (0x80 >> (i&0x0007))) {
1527 // Sequence X
1528 ToSend[++ToSendMax] = SEC_X;
1529 LastProxToAirDuration = 8 * (ToSendMax+1) - 2;
1530 last = 1;
1531 } else {
1532 if (last == 0) {
1533 // Sequence Z
1534 ToSend[++ToSendMax] = SEC_Z;
1535 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1536 } else {
1537 // Sequence Y
1538 ToSend[++ToSendMax] = SEC_Y;
1539 last = 0;
1540 }
1541 }
1542 }
1543 }
1544
1545 // End of Communication: Logic 0 followed by Sequence Y
1546 if (last == 0) {
1547 // Sequence Z
1548 ToSend[++ToSendMax] = SEC_Z;
1549 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1550 } else {
1551 // Sequence Y
1552 ToSend[++ToSendMax] = SEC_Y;
1553 last = 0;
1554 }
1555 ToSend[++ToSendMax] = SEC_Y;
1556
1557 // Convert to length of command:
1558 ++ToSendMax;
1559 }
1560
1561 //-----------------------------------------------------------------------------
1562 // Prepare reader command to send to FPGA
1563 //-----------------------------------------------------------------------------
1564 void CodeIso14443aAsReaderPar(const uint8_t *cmd, uint16_t len, const uint8_t *parity) {
1565 CodeIso14443aBitsAsReaderPar(cmd, len*8, parity);
1566 }
1567
1568 //-----------------------------------------------------------------------------
1569 // Wait for commands from reader
1570 // Stop when button is pressed (return 1) or field was gone (return 2)
1571 // Or return 0 when command is captured
1572 //-----------------------------------------------------------------------------
1573 static int EmGetCmd(uint8_t *received, uint16_t *len, uint8_t *parity) {
1574 *len = 0;
1575
1576 uint32_t timer = 0, vtime = 0;
1577 int analogCnt = 0;
1578 int analogAVG = 0;
1579
1580 // Set FPGA mode to "simulated ISO 14443 tag", no modulation (listen
1581 // only, since we are receiving, not transmitting).
1582 // Signal field is off with the appropriate LED
1583 LED_D_OFF();
1584 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
1585
1586 // Set ADC to read field strength
1587 AT91C_BASE_ADC->ADC_CR = AT91C_ADC_SWRST;
1588 AT91C_BASE_ADC->ADC_MR =
1589 ADC_MODE_PRESCALE(63) |
1590 ADC_MODE_STARTUP_TIME(1) |
1591 ADC_MODE_SAMPLE_HOLD_TIME(15);
1592 AT91C_BASE_ADC->ADC_CHER = ADC_CHANNEL(ADC_CHAN_HF);
1593 // start ADC
1594 AT91C_BASE_ADC->ADC_CR = AT91C_ADC_START;
1595
1596 // Now run a 'software UART' on the stream of incoming samples.
1597 UartInit(received, parity);
1598
1599 // Clear RXRDY:
1600 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1601
1602 for(;;) {
1603 WDT_HIT();
1604
1605 if (BUTTON_PRESS()) return 1;
1606
1607 // test if the field exists
1608 if (AT91C_BASE_ADC->ADC_SR & ADC_END_OF_CONVERSION(ADC_CHAN_HF)) {
1609 analogCnt++;
1610 analogAVG += AT91C_BASE_ADC->ADC_CDR[ADC_CHAN_HF];
1611 AT91C_BASE_ADC->ADC_CR = AT91C_ADC_START;
1612 if (analogCnt >= 32) {
1613 if ((MAX_ADC_HF_VOLTAGE * (analogAVG / analogCnt) >> 10) < MF_MINFIELDV) {
1614 vtime = GetTickCount();
1615 if (!timer) timer = vtime;
1616 // 50ms no field --> card to idle state
1617 if (vtime - timer > 50) return 2;
1618 } else
1619 if (timer) timer = 0;
1620 analogCnt = 0;
1621 analogAVG = 0;
1622 }
1623 }
1624
1625 // receive and test the miller decoding
1626 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1627 b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1628 if(MillerDecoding(b, 0)) {
1629 *len = Uart.len;
1630 return 0;
1631 }
1632 }
1633 }
1634 }
1635
1636 int EmSendCmd14443aRaw(uint8_t *resp, uint16_t respLen, bool correctionNeeded) {
1637 uint8_t b;
1638 uint16_t i = 0;
1639 uint32_t ThisTransferTime;
1640
1641 // Modulate Manchester
1642 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_MOD);
1643
1644 // include correction bit if necessary
1645 if (Uart.parityBits & 0x01) {
1646 correctionNeeded = TRUE;
1647 }
1648 // 1236, so correction bit needed
1649 i = (correctionNeeded) ? 0 : 1;
1650
1651 // clear receiving shift register and holding register
1652 while(!(AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY));
1653 b = AT91C_BASE_SSC->SSC_RHR; (void) b;
1654 while(!(AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY));
1655 b = AT91C_BASE_SSC->SSC_RHR; (void) b;
1656
1657 // wait for the FPGA to signal fdt_indicator == 1 (the FPGA is ready to queue new data in its delay line)
1658 for (uint8_t j = 0; j < 5; j++) { // allow timeout - better late than never
1659 while(!(AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY));
1660 if (AT91C_BASE_SSC->SSC_RHR) break;
1661 }
1662
1663 while ((ThisTransferTime = GetCountSspClk()) & 0x00000007);
1664
1665 // Clear TXRDY:
1666 AT91C_BASE_SSC->SSC_THR = SEC_F;
1667
1668 // send cycle
1669 for(; i < respLen; ) {
1670 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1671 AT91C_BASE_SSC->SSC_THR = resp[i++];
1672 FpgaSendQueueDelay = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1673 }
1674
1675 if(BUTTON_PRESS()) break;
1676 }
1677
1678 // Ensure that the FPGA Delay Queue is empty before we switch to TAGSIM_LISTEN again:
1679 uint8_t fpga_queued_bits = FpgaSendQueueDelay >> 3; // twich /8 ?? >>3,
1680 for (i = 0; i <= fpga_queued_bits/8 + 1; ) {
1681 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1682 AT91C_BASE_SSC->SSC_THR = SEC_F;
1683 FpgaSendQueueDelay = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1684 i++;
1685 }
1686 }
1687 LastTimeProxToAirStart = ThisTransferTime + (correctionNeeded?8:0);
1688 return 0;
1689 }
1690
1691 int EmSend4bitEx(uint8_t resp, bool correctionNeeded){
1692 Code4bitAnswerAsTag(resp);
1693 int res = EmSendCmd14443aRaw(ToSend, ToSendMax, correctionNeeded);
1694 // do the tracing for the previous reader request and this tag answer:
1695 uint8_t par[1] = {0x00};
1696 GetParity(&resp, 1, par);
1697 EmLogTrace(Uart.output,
1698 Uart.len,
1699 Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG,
1700 Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG,
1701 Uart.parity,
1702 &resp,
1703 1,
1704 LastTimeProxToAirStart*16 + DELAY_ARM2AIR_AS_TAG,
1705 (LastTimeProxToAirStart + LastProxToAirDuration)*16 + DELAY_ARM2AIR_AS_TAG,
1706 par);
1707 return res;
1708 }
1709
1710 int EmSend4bit(uint8_t resp){
1711 return EmSend4bitEx(resp, false);
1712 }
1713
1714 int EmSendCmdExPar(uint8_t *resp, uint16_t respLen, bool correctionNeeded, uint8_t *par){
1715 CodeIso14443aAsTagPar(resp, respLen, par);
1716 int res = EmSendCmd14443aRaw(ToSend, ToSendMax, correctionNeeded);
1717 // do the tracing for the previous reader request and this tag answer:
1718 EmLogTrace(Uart.output,
1719 Uart.len,
1720 Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG,
1721 Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG,
1722 Uart.parity,
1723 resp,
1724 respLen,
1725 LastTimeProxToAirStart*16 + DELAY_ARM2AIR_AS_TAG,
1726 (LastTimeProxToAirStart + LastProxToAirDuration)*16 + DELAY_ARM2AIR_AS_TAG,
1727 par);
1728 return res;
1729 }
1730
1731 int EmSendCmdEx(uint8_t *resp, uint16_t respLen, bool correctionNeeded){
1732 uint8_t par[MAX_PARITY_SIZE] = {0x00};
1733 GetParity(resp, respLen, par);
1734 return EmSendCmdExPar(resp, respLen, correctionNeeded, par);
1735 }
1736
1737 int EmSendCmd(uint8_t *resp, uint16_t respLen){
1738 uint8_t par[MAX_PARITY_SIZE] = {0x00};
1739 GetParity(resp, respLen, par);
1740 return EmSendCmdExPar(resp, respLen, false, par);
1741 }
1742
1743 int EmSendCmdPar(uint8_t *resp, uint16_t respLen, uint8_t *par){
1744 return EmSendCmdExPar(resp, respLen, false, par);
1745 }
1746
1747 bool EmLogTrace(uint8_t *reader_data, uint16_t reader_len, uint32_t reader_StartTime, uint32_t reader_EndTime, uint8_t *reader_Parity,
1748 uint8_t *tag_data, uint16_t tag_len, uint32_t tag_StartTime, uint32_t tag_EndTime, uint8_t *tag_Parity)
1749 {
1750 // we cannot exactly measure the end and start of a received command from reader. However we know that the delay from
1751 // end of the received command to start of the tag's (simulated by us) answer is n*128+20 or n*128+84 resp.
1752 // with n >= 9. The start of the tags answer can be measured and therefore the end of the received command be calculated:
1753 uint16_t reader_modlen = reader_EndTime - reader_StartTime;
1754 uint16_t approx_fdt = tag_StartTime - reader_EndTime;
1755 uint16_t exact_fdt = (approx_fdt - 20 + 32)/64 * 64 + 20;
1756 reader_EndTime = tag_StartTime - exact_fdt;
1757 reader_StartTime = reader_EndTime - reader_modlen;
1758
1759 if (!LogTrace(reader_data, reader_len, reader_StartTime, reader_EndTime, reader_Parity, TRUE))
1760 return FALSE;
1761 else
1762 return(!LogTrace(tag_data, tag_len, tag_StartTime, tag_EndTime, tag_Parity, FALSE));
1763
1764 }
1765
1766 //-----------------------------------------------------------------------------
1767 // Wait a certain time for tag response
1768 // If a response is captured return TRUE
1769 // If it takes too long return FALSE
1770 //-----------------------------------------------------------------------------
1771 static int GetIso14443aAnswerFromTag(uint8_t *receivedResponse, uint8_t *receivedResponsePar, uint16_t offset) {
1772 uint32_t c = 0x00;
1773
1774 // Set FPGA mode to "reader listen mode", no modulation (listen
1775 // only, since we are receiving, not transmitting).
1776 // Signal field is on with the appropriate LED
1777 LED_D_ON();
1778 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_LISTEN);
1779
1780 // Now get the answer from the card
1781 DemodInit(receivedResponse, receivedResponsePar);
1782
1783 // clear RXRDY:
1784 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1785
1786 for(;;) {
1787 WDT_HIT();
1788
1789 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1790 b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1791 if(ManchesterDecoding(b, offset, 0)) {
1792 NextTransferTime = MAX(NextTransferTime, Demod.endTime - (DELAY_AIR2ARM_AS_READER + DELAY_ARM2AIR_AS_READER)/16 + FRAME_DELAY_TIME_PICC_TO_PCD);
1793 return TRUE;
1794 } else if (c++ > iso14a_timeout && Demod.state == DEMOD_UNSYNCD) {
1795 return FALSE;
1796 }
1797 }
1798 }
1799 }
1800
1801 void ReaderTransmitBitsPar(uint8_t* frame, uint16_t bits, uint8_t *par, uint32_t *timing) {
1802
1803 CodeIso14443aBitsAsReaderPar(frame, bits, par);
1804 // Send command to tag
1805 TransmitFor14443a(ToSend, ToSendMax, timing);
1806 if(trigger) LED_A_ON();
1807
1808 LogTrace(frame, nbytes(bits), (LastTimeProxToAirStart<<4) + DELAY_ARM2AIR_AS_READER, ((LastTimeProxToAirStart + LastProxToAirDuration)<<4) + DELAY_ARM2AIR_AS_READER, par, TRUE);
1809 }
1810
1811 void ReaderTransmitPar(uint8_t* frame, uint16_t len, uint8_t *par, uint32_t *timing) {
1812 ReaderTransmitBitsPar(frame, len*8, par, timing);
1813 }
1814
1815 void ReaderTransmitBits(uint8_t* frame, uint16_t len, uint32_t *timing) {
1816 // Generate parity and redirect
1817 uint8_t par[MAX_PARITY_SIZE] = {0x00};
1818 GetParity(frame, len/8, par);
1819 ReaderTransmitBitsPar(frame, len, par, timing);
1820 }
1821
1822 void ReaderTransmit(uint8_t* frame, uint16_t len, uint32_t *timing) {
1823 // Generate parity and redirect
1824 uint8_t par[MAX_PARITY_SIZE] = {0x00};
1825 GetParity(frame, len, par);
1826 ReaderTransmitBitsPar(frame, len*8, par, timing);
1827 }
1828
1829 int ReaderReceiveOffset(uint8_t* receivedAnswer, uint16_t offset, uint8_t *parity) {
1830 if (!GetIso14443aAnswerFromTag(receivedAnswer, parity, offset))
1831 return FALSE;
1832 LogTrace(receivedAnswer, Demod.len, Demod.startTime*16 - DELAY_AIR2ARM_AS_READER, Demod.endTime*16 - DELAY_AIR2ARM_AS_READER, parity, FALSE);
1833 return Demod.len;
1834 }
1835
1836 int ReaderReceive(uint8_t *receivedAnswer, uint8_t *parity) {
1837 if (!GetIso14443aAnswerFromTag(receivedAnswer, parity, 0))
1838 return FALSE;
1839 LogTrace(receivedAnswer, Demod.len, Demod.startTime*16 - DELAY_AIR2ARM_AS_READER, Demod.endTime*16 - DELAY_AIR2ARM_AS_READER, parity, FALSE);
1840 return Demod.len;
1841 }
1842
1843 // performs iso14443a anticollision (optional) and card select procedure
1844 // fills the uid and cuid pointer unless NULL
1845 // fills the card info record unless NULL
1846 // if anticollision is false, then the UID must be provided in uid_ptr[]
1847 // and num_cascades must be set (1: 4 Byte UID, 2: 7 Byte UID, 3: 10 Byte UID)
1848 int iso14443a_select_card(byte_t *uid_ptr, iso14a_card_select_t *p_hi14a_card, uint32_t *cuid_ptr, bool anticollision, uint8_t num_cascades) {
1849 uint8_t wupa[] = { ISO14443A_CMD_WUPA }; // 0x26 - ISO14443A_CMD_REQA 0x52 - ISO14443A_CMD_WUPA
1850 uint8_t sel_all[] = { ISO14443A_CMD_ANTICOLL_OR_SELECT,0x20 };
1851 uint8_t sel_uid[] = { ISO14443A_CMD_ANTICOLL_OR_SELECT,0x70,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
1852 uint8_t rats[] = { ISO14443A_CMD_RATS,0x80,0x00,0x00 }; // FSD=256, FSDI=8, CID=0
1853 uint8_t resp[MAX_FRAME_SIZE] = {0}; // theoretically. A usual RATS will be much smaller
1854 uint8_t resp_par[MAX_PARITY_SIZE] = {0};
1855 byte_t uid_resp[4] = {0};
1856 size_t uid_resp_len = 0;
1857
1858 uint8_t sak = 0x04; // cascade uid
1859 int cascade_level = 0;
1860 int len;
1861
1862 // Broadcast for a card, WUPA (0x52) will force response from all cards in the field
1863 ReaderTransmitBitsPar(wupa, 7, NULL, NULL);
1864
1865 // Receive the ATQA
1866 if(!ReaderReceive(resp, resp_par)) return 0;
1867
1868 if(p_hi14a_card) {
1869 memcpy(p_hi14a_card->atqa, resp, 2);
1870 p_hi14a_card->uidlen = 0;
1871 memset(p_hi14a_card->uid,0,10);
1872 }
1873
1874 if (anticollision) {
1875 // clear uid
1876 if (uid_ptr)
1877 memset(uid_ptr,0,10);
1878 }
1879
1880 // reset the PCB block number
1881 iso14_pcb_blocknum = 0;
1882
1883 // check for proprietary anticollision:
1884 if ((resp[0] & 0x1F) == 0) return 3;
1885
1886 // OK we will select at least at cascade 1, lets see if first byte of UID was 0x88 in
1887 // which case we need to make a cascade 2 request and select - this is a long UID
1888 // While the UID is not complete, the 3nd bit (from the right) is set in the SAK.
1889 for(; sak & 0x04; cascade_level++) {
1890 // SELECT_* (L1: 0x93, L2: 0x95, L3: 0x97)
1891 sel_uid[0] = sel_all[0] = 0x93 + cascade_level * 2;
1892
1893 if (anticollision) {
1894 // SELECT_ALL
1895 ReaderTransmit(sel_all, sizeof(sel_all), NULL);
1896 if (!ReaderReceive(resp, resp_par)) return 0;
1897
1898 if (Demod.collisionPos) { // we had a collision and need to construct the UID bit by bit
1899 memset(uid_resp, 0, 4);
1900 uint16_t uid_resp_bits = 0;
1901 uint16_t collision_answer_offset = 0;
1902 // anti-collision-loop:
1903 while (Demod.collisionPos) {
1904 Dbprintf("Multiple tags detected. Collision after Bit %d", Demod.collisionPos);
1905 for (uint16_t i = collision_answer_offset; i < Demod.collisionPos; i++, uid_resp_bits++) { // add valid UID bits before collision point
1906 uint16_t UIDbit = (resp[i/8] >> (i % 8)) & 0x01;
1907 uid_resp[uid_resp_bits / 8] |= UIDbit << (uid_resp_bits % 8);
1908 }
1909 uid_resp[uid_resp_bits/8] |= 1 << (uid_resp_bits % 8); // next time select the card(s) with a 1 in the collision position
1910 uid_resp_bits++;
1911 // construct anticollosion command:
1912 sel_uid[1] = ((2 + uid_resp_bits/8) << 4) | (uid_resp_bits & 0x07); // length of data in bytes and bits
1913 for (uint16_t i = 0; i <= uid_resp_bits/8; i++) {
1914 sel_uid[2+i] = uid_resp[i];
1915 }
1916 collision_answer_offset = uid_resp_bits%8;
1917 ReaderTransmitBits(sel_uid, 16 + uid_resp_bits, NULL);
1918 if (!ReaderReceiveOffset(resp, collision_answer_offset, resp_par)) return 0;
1919 }
1920 // finally, add the last bits and BCC of the UID
1921 for (uint16_t i = collision_answer_offset; i < (Demod.len-1)*8; i++, uid_resp_bits++) {
1922 uint16_t UIDbit = (resp[i/8] >> (i%8)) & 0x01;
1923 uid_resp[uid_resp_bits/8] |= UIDbit << (uid_resp_bits % 8);
1924 }
1925
1926 } else { // no collision, use the response to SELECT_ALL as current uid
1927 memcpy(uid_resp, resp, 4);
1928 }
1929
1930 } else {
1931 if (cascade_level < num_cascades - 1) {
1932 uid_resp[0] = 0x88;
1933 memcpy(uid_resp+1, uid_ptr+cascade_level*3, 3);
1934 } else {
1935 memcpy(uid_resp, uid_ptr+cascade_level*3, 4);
1936 }
1937 }
1938 uid_resp_len = 4;
1939
1940 // calculate crypto UID. Always use last 4 Bytes.
1941 if(cuid_ptr)
1942 *cuid_ptr = bytes_to_num(uid_resp, 4);
1943
1944 // Construct SELECT UID command
1945 sel_uid[1] = 0x70; // transmitting a full UID (1 Byte cmd, 1 Byte NVB, 4 Byte UID, 1 Byte BCC, 2 Bytes CRC)
1946 memcpy(sel_uid+2, uid_resp, 4); // the UID received during anticollision, or the provided UID
1947 sel_uid[6] = sel_uid[2] ^ sel_uid[3] ^ sel_uid[4] ^ sel_uid[5]; // calculate and add BCC
1948 AppendCrc14443a(sel_uid, 7); // calculate and add CRC
1949 ReaderTransmit(sel_uid, sizeof(sel_uid), NULL);
1950
1951 // Receive the SAK
1952 if (!ReaderReceive(resp, resp_par)) return 0;
1953
1954 sak = resp[0];
1955
1956 // Test if more parts of the uid are coming
1957 if ((sak & 0x04) /* && uid_resp[0] == 0x88 */) {
1958 // Remove first byte, 0x88 is not an UID byte, it CT, see page 3 of:
1959 // http://www.nxp.com/documents/application_note/AN10927.pdf
1960 uid_resp[0] = uid_resp[1];
1961 uid_resp[1] = uid_resp[2];
1962 uid_resp[2] = uid_resp[3];
1963 uid_resp_len = 3;
1964 }
1965
1966 if(uid_ptr && anticollision)
1967 memcpy(uid_ptr + (cascade_level*3), uid_resp, uid_resp_len);
1968
1969 if(p_hi14a_card) {
1970 memcpy(p_hi14a_card->uid + (cascade_level*3), uid_resp, uid_resp_len);
1971 p_hi14a_card->uidlen += uid_resp_len;
1972 }
1973 }
1974
1975 if(p_hi14a_card) {
1976 p_hi14a_card->sak = sak;
1977 p_hi14a_card->ats_len = 0;
1978 }
1979
1980 // non iso14443a compliant tag
1981 if( (sak & 0x20) == 0) return 2;
1982
1983 // Request for answer to select
1984 AppendCrc14443a(rats, 2);
1985 ReaderTransmit(rats, sizeof(rats), NULL);
1986
1987 if (!(len = ReaderReceive(resp, resp_par))) return 0;
1988
1989 if(p_hi14a_card) {
1990 memcpy(p_hi14a_card->ats, resp, sizeof(p_hi14a_card->ats));
1991 p_hi14a_card->ats_len = len;
1992 }
1993
1994 // set default timeout based on ATS
1995 iso14a_set_ATS_timeout(resp);
1996 return 1;
1997 }
1998
1999 void iso14443a_setup(uint8_t fpga_minor_mode) {
2000
2001 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
2002 // Set up the synchronous serial port
2003 FpgaSetupSsc();
2004 // connect Demodulated Signal to ADC:
2005 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
2006
2007 LED_D_OFF();
2008 // Signal field is on with the appropriate LED
2009 if (fpga_minor_mode == FPGA_HF_ISO14443A_READER_MOD ||
2010 fpga_minor_mode == FPGA_HF_ISO14443A_READER_LISTEN)
2011 LED_D_ON();
2012
2013 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | fpga_minor_mode);
2014
2015 SpinDelay(20);
2016
2017 // Start the timer
2018 StartCountSspClk();
2019
2020 // Prepare the demodulation functions
2021 DemodReset();
2022 UartReset();
2023 NextTransferTime = 2 * DELAY_ARM2AIR_AS_READER;
2024 iso14a_set_timeout(10*106); // 20ms default
2025 }
2026
2027 int iso14_apdu(uint8_t *cmd, uint16_t cmd_len, void *data) {
2028 uint8_t parity[MAX_PARITY_SIZE] = {0x00};
2029 uint8_t real_cmd[cmd_len+4];
2030 real_cmd[0] = 0x0a; //I-Block
2031 // put block number into the PCB
2032 real_cmd[0] |= iso14_pcb_blocknum;
2033 real_cmd[1] = 0x00; //CID: 0 //FIXME: allow multiple selected cards
2034 memcpy(real_cmd+2, cmd, cmd_len);
2035 AppendCrc14443a(real_cmd,cmd_len+2);
2036
2037 ReaderTransmit(real_cmd, cmd_len+4, NULL);
2038 size_t len = ReaderReceive(data, parity);
2039 //DATA LINK ERROR
2040 if (!len) return 0;
2041
2042 uint8_t *data_bytes = (uint8_t *) data;
2043
2044 // if we received an I- or R(ACK)-Block with a block number equal to the
2045 // current block number, toggle the current block number
2046 if (len >= 4 // PCB+CID+CRC = 4 bytes
2047 && ((data_bytes[0] & 0xC0) == 0 // I-Block
2048 || (data_bytes[0] & 0xD0) == 0x80) // R-Block with ACK bit set to 0
2049 && (data_bytes[0] & 0x01) == iso14_pcb_blocknum) // equal block numbers
2050 {
2051 iso14_pcb_blocknum ^= 1;
2052 }
2053
2054 return len;
2055 }
2056
2057
2058 //-----------------------------------------------------------------------------
2059 // Read an ISO 14443a tag. Send out commands and store answers.
2060 //-----------------------------------------------------------------------------
2061 void ReaderIso14443a(UsbCommand *c) {
2062 iso14a_command_t param = c->arg[0];
2063 size_t len = c->arg[1] & 0xffff;
2064 size_t lenbits = c->arg[1] >> 16;
2065 uint32_t timeout = c->arg[2];
2066 uint8_t *cmd = c->d.asBytes;
2067 uint32_t arg0 = 0;
2068 byte_t buf[USB_CMD_DATA_SIZE] = {0x00};
2069 uint8_t par[MAX_PARITY_SIZE] = {0x00};
2070
2071 if (param & ISO14A_CONNECT)
2072 clear_trace();
2073
2074 set_tracing(TRUE);
2075
2076 if (param & ISO14A_REQUEST_TRIGGER)
2077 iso14a_set_trigger(TRUE);
2078
2079 if (param & ISO14A_CONNECT) {
2080 iso14443a_setup(FPGA_HF_ISO14443A_READER_LISTEN);
2081 if(!(param & ISO14A_NO_SELECT)) {
2082 iso14a_card_select_t *card = (iso14a_card_select_t*)buf;
2083 arg0 = iso14443a_select_card(NULL,card,NULL, true, 0);
2084 cmd_send(CMD_ACK, arg0, card->uidlen, 0, buf, sizeof(iso14a_card_select_t));
2085 // if it fails, the cmdhf14a.c client quites.. however this one still executes.
2086 if ( arg0 == 0 ) return;
2087 }
2088 }
2089
2090 if (param & ISO14A_SET_TIMEOUT)
2091 iso14a_set_timeout(timeout);
2092
2093 if (param & ISO14A_APDU) {
2094 arg0 = iso14_apdu(cmd, len, buf);
2095 cmd_send(CMD_ACK,arg0,0,0,buf,sizeof(buf));
2096 }
2097
2098 if (param & ISO14A_RAW) {
2099 if (param & ISO14A_APPEND_CRC) {
2100 if (param & ISO14A_TOPAZMODE)
2101 AppendCrc14443b(cmd,len);
2102 else
2103 AppendCrc14443a(cmd,len);
2104
2105 len += 2;
2106 if (lenbits) lenbits += 16;
2107 }
2108 if (lenbits>0) { // want to send a specific number of bits (e.g. short commands)
2109 if (param & ISO14A_TOPAZMODE) {
2110 int bits_to_send = lenbits;
2111 uint16_t i = 0;
2112 ReaderTransmitBitsPar(&cmd[i++], MIN(bits_to_send, 7), NULL, NULL); // first byte is always short (7bits) and no parity
2113 bits_to_send -= 7;
2114 while (bits_to_send > 0) {
2115 ReaderTransmitBitsPar(&cmd[i++], MIN(bits_to_send, 8), NULL, NULL); // following bytes are 8 bit and no parity
2116 bits_to_send -= 8;
2117 }
2118 } else {
2119 GetParity(cmd, lenbits/8, par);
2120 ReaderTransmitBitsPar(cmd, lenbits, par, NULL); // bytes are 8 bit with odd parity
2121 }
2122 } else { // want to send complete bytes only
2123 if (param & ISO14A_TOPAZMODE) {
2124 uint16_t i = 0;
2125 ReaderTransmitBitsPar(&cmd[i++], 7, NULL, NULL); // first byte: 7 bits, no paritiy
2126 while (i < len) {
2127 ReaderTransmitBitsPar(&cmd[i++], 8, NULL, NULL); // following bytes: 8 bits, no paritiy
2128 }
2129 } else {
2130 ReaderTransmit(cmd,len, NULL); // 8 bits, odd parity
2131 }
2132 }
2133 arg0 = ReaderReceive(buf, par);
2134 cmd_send(CMD_ACK,arg0,0,0,buf,sizeof(buf));
2135 }
2136
2137 if (param & ISO14A_REQUEST_TRIGGER)
2138 iso14a_set_trigger(FALSE);
2139
2140 if (param & ISO14A_NO_DISCONNECT)
2141 return;
2142
2143 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
2144 set_tracing(FALSE);
2145 LEDsoff();
2146 }
2147
2148 // Determine the distance between two nonces.
2149 // Assume that the difference is small, but we don't know which is first.
2150 // Therefore try in alternating directions.
2151 int32_t dist_nt(uint32_t nt1, uint32_t nt2) {
2152
2153 if (nt1 == nt2) return 0;
2154
2155 uint32_t nttmp1 = nt1;
2156 uint32_t nttmp2 = nt2;
2157
2158 // 0xFFFF -- Half up and half down to find distance between nonces
2159 for (uint16_t i = 1; i < 32768/8; i += 8) {
2160 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i;
2161 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i+1;
2162 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i+2;
2163 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i+3;
2164 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i+4;
2165 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i+5;
2166 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i+6;
2167 nttmp1 = prng_successor(nttmp1, 1); if (nttmp1 == nt2) return i+7;
2168
2169 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -i;
2170 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -(i+1);
2171 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -(i+2);
2172 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -(i+3);
2173 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -(i+4);
2174 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -(i+5);
2175 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -(i+6);
2176 nttmp2 = prng_successor(nttmp2, 1); if (nttmp2 == nt1) return -(i+7);
2177 }
2178 // either nt1 or nt2 are invalid nonces
2179 return(-99999);
2180 }
2181
2182 //-----------------------------------------------------------------------------
2183 // Recover several bits of the cypher stream. This implements (first stages of)
2184 // the algorithm described in "The Dark Side of Security by Obscurity and
2185 // Cloning MiFare Classic Rail and Building Passes, Anywhere, Anytime"
2186 // (article by Nicolas T. Courtois, 2009)
2187 //-----------------------------------------------------------------------------
2188
2189 void ReaderMifare(bool first_try, uint8_t block, uint8_t keytype ) {
2190
2191 uint8_t mf_auth[] = { keytype, block, 0x00, 0x00 };
2192 uint8_t mf_nr_ar[] = { 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00 };
2193 uint8_t uid[10] = {0,0,0,0,0,0,0,0,0,0};
2194 uint8_t par_list[8] = {0,0,0,0,0,0,0,0};
2195 uint8_t ks_list[8] = {0,0,0,0,0,0,0,0};
2196 uint8_t receivedAnswer[MAX_MIFARE_FRAME_SIZE] = {0x00};
2197 uint8_t receivedAnswerPar[MAX_MIFARE_PARITY_SIZE] = {0x00};
2198 uint8_t par[1] = {0}; // maximum 8 Bytes to be sent here, 1 byte parity is therefore enough
2199 byte_t nt_diff = 0;
2200 uint32_t nt = 0;
2201 uint32_t previous_nt = 0;
2202 uint32_t cuid = 0;
2203
2204 int32_t catch_up_cycles = 0;
2205 int32_t last_catch_up = 0;
2206 int32_t isOK = 0;
2207 int32_t nt_distance = 0;
2208
2209 uint16_t elapsed_prng_sequences = 1;
2210 uint16_t consecutive_resyncs = 0;
2211 uint16_t unexpected_random = 0;
2212 uint16_t sync_tries = 0;
2213
2214 // static variables here, is re-used in the next call
2215 static uint32_t nt_attacked = 0;
2216 static uint32_t sync_time = 0;
2217 static uint32_t sync_cycles = 0;
2218 static uint8_t par_low = 0;
2219 static uint8_t mf_nr_ar3 = 0;
2220
2221 #define PRNG_SEQUENCE_LENGTH (1 << 16)
2222 #define MAX_UNEXPECTED_RANDOM 4 // maximum number of unexpected (i.e. real) random numbers when trying to sync. Then give up.
2223 #define MAX_SYNC_TRIES 32
2224
2225 AppendCrc14443a(mf_auth, 2);
2226
2227 BigBuf_free(); BigBuf_Clear_ext(false);
2228 clear_trace();
2229 set_tracing(FALSE);
2230 iso14443a_setup(FPGA_HF_ISO14443A_READER_MOD);
2231
2232 sync_time = GetCountSspClk() & 0xfffffff8;
2233 sync_cycles = PRNG_SEQUENCE_LENGTH; // Mifare Classic's random generator repeats every 2^16 cycles (and so do the nonces).
2234 nt_attacked = 0;
2235
2236 if (MF_DBGLEVEL >= 4) Dbprintf("Mifare::Sync %u", sync_time);
2237
2238 if (first_try) {
2239 mf_nr_ar3 = 0;
2240 par_low = 0;
2241 } else {
2242 // we were unsuccessful on a previous call.
2243 // Try another READER nonce (first 3 parity bits remain the same)
2244 ++mf_nr_ar3;
2245 mf_nr_ar[3] = mf_nr_ar3;
2246 par[0] = par_low;
2247 }
2248
2249 bool have_uid = FALSE;
2250 uint8_t cascade_levels = 0;
2251
2252 LED_C_ON();
2253 uint16_t i;
2254 for(i = 0; TRUE; ++i) {
2255
2256 WDT_HIT();
2257
2258 // Test if the action was cancelled
2259 if(BUTTON_PRESS()) {
2260 isOK = -1;
2261 break;
2262 }
2263
2264 // this part is from Piwi's faster nonce collecting part in Hardnested.
2265 if (!have_uid) { // need a full select cycle to get the uid first
2266 iso14a_card_select_t card_info;
2267 if(!iso14443a_select_card(uid, &card_info, &cuid, true, 0)) {
2268 if (MF_DBGLEVEL >= 4) Dbprintf("Mifare: Can't select card (ALL)");
2269 break;
2270 }
2271 switch (card_info.uidlen) {
2272 case 4 : cascade_levels = 1; break;
2273 case 7 : cascade_levels = 2; break;
2274 case 10: cascade_levels = 3; break;
2275 default: break;
2276 }
2277 have_uid = TRUE;
2278 } else { // no need for anticollision. We can directly select the card
2279 if(!iso14443a_select_card(uid, NULL, &cuid, false, cascade_levels)) {
2280 if (MF_DBGLEVEL >= 4) Dbprintf("Mifare: Can't select card (UID)");
2281 continue;
2282 }
2283 }
2284
2285 // Sending timeslot of ISO14443a frame
2286 sync_time = (sync_time & 0xfffffff8 ) + sync_cycles + catch_up_cycles;
2287 catch_up_cycles = 0;
2288
2289 // if we missed the sync time already, advance to the next nonce repeat
2290 while( GetCountSspClk() > sync_time) {
2291 ++elapsed_prng_sequences;
2292 sync_time = (sync_time & 0xfffffff8 ) + sync_cycles;
2293 }
2294
2295 // Transmit MIFARE_CLASSIC_AUTH at synctime. Should result in returning the same tag nonce (== nt_attacked)
2296 ReaderTransmit(mf_auth, sizeof(mf_auth), &sync_time);
2297
2298 // Receive the (4 Byte) "random" nonce from TAG
2299 if (!ReaderReceive(receivedAnswer, receivedAnswerPar))
2300 continue;
2301
2302 previous_nt = nt;
2303 nt = bytes_to_num(receivedAnswer, 4);
2304
2305 // Transmit reader nonce with fake par
2306 ReaderTransmitPar(mf_nr_ar, sizeof(mf_nr_ar), par, NULL);
2307
2308 // we didn't calibrate our clock yet,
2309 // iceman: has to be calibrated every time.
2310 if (previous_nt && !nt_attacked) {
2311
2312 nt_distance = dist_nt(previous_nt, nt);
2313
2314 // if no distance between, then we are in sync.
2315 if (nt_distance == 0) {
2316 nt_attacked = nt;
2317 } else {
2318 if (nt_distance == -99999) { // invalid nonce received
2319 ++unexpected_random;
2320 if (unexpected_random > MAX_UNEXPECTED_RANDOM) {
2321 isOK = -3; // Card has an unpredictable PRNG. Give up
2322 break;
2323 } else {
2324 if (sync_cycles <= 0) sync_cycles += PRNG_SEQUENCE_LENGTH;
2325 LED_B_OFF();
2326 continue; // continue trying...
2327 }
2328 }
2329
2330 if (++sync_tries > MAX_SYNC_TRIES) {
2331 isOK = -4; // Card's PRNG runs at an unexpected frequency or resets unexpectedly
2332 break;
2333 }
2334
2335 sync_cycles = (sync_cycles - nt_distance)/elapsed_prng_sequences;
2336
2337 if (sync_cycles <= 0)
2338 sync_cycles += PRNG_SEQUENCE_LENGTH;
2339
2340 if (MF_DBGLEVEL >= 4)
2341 Dbprintf("calibrating in cycle %d. nt_distance=%d, elapsed_prng_sequences=%d, new sync_cycles: %d\n", i, nt_distance, elapsed_prng_sequences, sync_cycles);
2342
2343 LED_B_OFF();
2344 continue;
2345 }
2346 }
2347 LED_B_OFF();
2348
2349 if ( (nt != nt_attacked) && nt_attacked) { // we somehow lost sync. Try to catch up again...
2350
2351 catch_up_cycles = ABS(dist_nt(nt_attacked, nt));
2352 if (catch_up_cycles == 99999) { // invalid nonce received. Don't resync on that one.
2353 catch_up_cycles = 0;
2354 continue;
2355 }
2356 // average?
2357 catch_up_cycles /= elapsed_prng_sequences;
2358
2359 if (catch_up_cycles == last_catch_up) {
2360 ++consecutive_resyncs;
2361 } else {
2362 last_catch_up = catch_up_cycles;
2363 consecutive_resyncs = 0;
2364 }
2365
2366 if (consecutive_resyncs < 3) {
2367 if (MF_DBGLEVEL >= 4)
2368 Dbprintf("Lost sync in cycle %d. nt_distance=%d. Consecutive Resyncs = %d. Trying one time catch up...\n", i, catch_up_cycles, consecutive_resyncs);
2369 } else {
2370 sync_cycles += catch_up_cycles;
2371
2372 if (MF_DBGLEVEL >= 4)
2373 Dbprintf("Lost sync in cycle %d for the fourth time consecutively (nt_distance = %d). Adjusting sync_cycles to %d.\n", i, catch_up_cycles, sync_cycles);
2374
2375 last_catch_up = 0;
2376 catch_up_cycles = 0;
2377 consecutive_resyncs = 0;
2378 }
2379 continue;
2380 }
2381
2382 // Receive answer. This will be a 4 Bit NACK when the 8 parity bits are OK after decoding
2383 if (ReaderReceive(receivedAnswer, receivedAnswerPar)) {
2384 catch_up_cycles = 8; // the PRNG is delayed by 8 cycles due to the NAC (4Bits = 0x05 encrypted) transfer
2385
2386 if (nt_diff == 0)
2387 par_low = par[0] & 0xE0; // there is no need to check all parities for other nt_diff. Parity Bits for mf_nr_ar[0..2] won't change
2388
2389 par_list[nt_diff] = SwapBits(par[0], 8);
2390 ks_list[nt_diff] = receivedAnswer[0] ^ 0x05; // xor with NACK value to get keystream
2391
2392 // Test if the information is complete
2393 if (nt_diff == 0x07) {
2394 isOK = 1;
2395 break;
2396 }
2397
2398 nt_diff = (nt_diff + 1) & 0x07;
2399 mf_nr_ar[3] = (mf_nr_ar[3] & 0x1F) | (nt_diff << 5);
2400 par[0] = par_low;
2401
2402 } else {
2403 // No NACK.
2404 if (nt_diff == 0 && first_try) {
2405 par[0]++;
2406 if (par[0] == 0x00) { // tried all 256 possible parities without success. Card doesn't send NACK.
2407 isOK = -2;
2408 break;
2409 }
2410 } else {
2411 // Why this?
2412 par[0] = ((par[0] & 0x1F) + 1) | par_low;
2413 }
2414 }
2415
2416 // reset the resyncs since we got a complete transaction on right time.
2417 consecutive_resyncs = 0;
2418 } // end for loop
2419
2420 mf_nr_ar[3] &= 0x1F;
2421
2422 if (MF_DBGLEVEL >= 4) Dbprintf("Number of sent auth requestes: %u", i);
2423
2424 uint8_t buf[28] = {0x00};
2425 memset(buf, 0x00, sizeof(buf));
2426 num_to_bytes(cuid, 4, buf);
2427 num_to_bytes(nt, 4, buf + 4);
2428 memcpy(buf + 8, par_list, 8);
2429 memcpy(buf + 16, ks_list, 8);
2430 memcpy(buf + 24, mf_nr_ar, 4);
2431
2432 cmd_send(CMD_ACK, isOK, 0, 0, buf, sizeof(buf) );
2433
2434 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
2435 LEDsoff();
2436 set_tracing(FALSE);
2437 }
2438
2439
2440 /**
2441 *MIFARE 1K simulate.
2442 *
2443 *@param flags :
2444 * FLAG_INTERACTIVE - In interactive mode, we are expected to finish the operation with an ACK
2445 * FLAG_4B_UID_IN_DATA - use 4-byte UID in the data-section
2446 * FLAG_7B_UID_IN_DATA - use 7-byte UID in the data-section
2447 * FLAG_10B_UID_IN_DATA - use 10-byte UID in the data-section
2448 * FLAG_UID_IN_EMUL - use 4-byte UID from emulator memory
2449 * FLAG_NR_AR_ATTACK - collect NR_AR responses for bruteforcing later
2450 *@param exitAfterNReads, exit simulation after n blocks have been read, 0 is inifite
2451 */
2452 void Mifare1ksim(uint8_t flags, uint8_t exitAfterNReads, uint8_t arg2, uint8_t *datain) {
2453 int cardSTATE = MFEMUL_NOFIELD;
2454 int _UID_LEN = 0; // 4, 7, 10
2455 int vHf = 0; // in mV
2456 int res = 0;
2457 uint32_t selTimer = 0;
2458 uint32_t authTimer = 0;
2459 uint16_t len = 0;
2460 uint8_t cardWRBL = 0;
2461 uint8_t cardAUTHSC = 0;
2462 uint8_t cardAUTHKEY = 0xff; // no authentication
2463 uint32_t cuid = 0;
2464 uint32_t ans = 0;
2465 uint32_t cardINTREG = 0;
2466 uint8_t cardINTBLOCK = 0;
2467 struct Crypto1State mpcs = {0, 0};
2468 struct Crypto1State *pcs;
2469 pcs = &mpcs;
2470 uint32_t numReads = 0; // Counts numer of times reader read a block
2471 uint8_t receivedCmd[MAX_MIFARE_FRAME_SIZE] = {0x00};
2472 uint8_t receivedCmd_par[MAX_MIFARE_PARITY_SIZE] = {0x00};
2473 uint8_t response[MAX_MIFARE_FRAME_SIZE] = {0x00};
2474 uint8_t response_par[MAX_MIFARE_PARITY_SIZE] = {0x00};
2475
2476 uint8_t atqa[] = {0x04, 0x00}; // Mifare classic 1k
2477 uint8_t sak_4[] = {0x0C, 0x00, 0x00}; // CL1 - 4b uid
2478 uint8_t sak_7[] = {0x0C, 0x00, 0x00}; // CL2 - 7b uid
2479 uint8_t sak_10[] = {0x0C, 0x00, 0x00}; // CL3 - 10b uid
2480 // uint8_t sak[] = {0x09, 0x3f, 0xcc }; // Mifare Mini
2481
2482 uint8_t rUIDBCC1[] = {0xde, 0xad, 0xbe, 0xaf, 0x62};
2483 uint8_t rUIDBCC2[] = {0xde, 0xad, 0xbe, 0xaf, 0x62};
2484 uint8_t rUIDBCC3[] = {0xde, 0xad, 0xbe, 0xaf, 0x62};
2485
2486 // TAG Nonce - Authenticate response
2487 uint8_t rAUTH_NT[4];
2488 uint32_t nonce = prand();
2489 num_to_bytes(nonce, 4, rAUTH_NT);
2490
2491 // uint8_t rAUTH_NT[] = {0x55, 0x41, 0x49, 0x92};// nonce from nested? why this?
2492 uint8_t rAUTH_AT[] = {0x00, 0x00, 0x00, 0x00};
2493
2494 // Here, we collect CUID, NT, NR, AR, CUID2, NT2, NR2, AR2
2495 // This can be used in a reader-only attack.
2496 nonces_t ar_nr_resp[ATTACK_KEY_COUNT*2]; // for 2 separate attack types (nml, moebius)
2497 memset(ar_nr_resp, 0x00, sizeof(ar_nr_resp));
2498
2499 uint8_t ar_nr_collected[ATTACK_KEY_COUNT*2]; // for 2nd attack type (moebius)
2500 memset(ar_nr_collected, 0x00, sizeof(ar_nr_collected));
2501 uint8_t nonce1_count = 0;
2502 uint8_t nonce2_count = 0;
2503 uint8_t moebius_n_count = 0;
2504 bool gettingMoebius = false;
2505 uint8_t mM = 0; // moebius_modifier for collection storage
2506 bool doBufResetNext = false;
2507
2508 // -- Determine the UID
2509 // Can be set from emulator memory or incoming data
2510 // Length: 4,7,or 10 bytes
2511 if ( (flags & FLAG_UID_IN_EMUL) == FLAG_UID_IN_EMUL)
2512 emlGetMemBt(datain, 0, 10); // load 10bytes from EMUL to the datain pointer. to be used below.
2513
2514 if ( (flags & FLAG_4B_UID_IN_DATA) == FLAG_4B_UID_IN_DATA) {
2515 memcpy(rUIDBCC1, datain, 4);
2516 _UID_LEN = 4;
2517 } else if ( (flags & FLAG_7B_UID_IN_DATA) == FLAG_7B_UID_IN_DATA) {
2518 memcpy(&rUIDBCC1[1], datain, 3);
2519 memcpy( rUIDBCC2, datain+3, 4);
2520 _UID_LEN = 7;
2521 } else if ( (flags & FLAG_10B_UID_IN_DATA) == FLAG_10B_UID_IN_DATA) {
2522 memcpy(&rUIDBCC1[1], datain, 3);
2523 memcpy(&rUIDBCC2[1], datain+3, 3);
2524 memcpy( rUIDBCC3, datain+6, 4);
2525 _UID_LEN = 10;
2526 }
2527
2528 switch (_UID_LEN) {
2529 case 4:
2530 sak_4[0] &= 0xFB;
2531 // save CUID
2532 cuid = bytes_to_num(rUIDBCC1, 4);
2533 // BCC
2534 rUIDBCC1[4] = rUIDBCC1[0] ^ rUIDBCC1[1] ^ rUIDBCC1[2] ^ rUIDBCC1[3];
2535 if (MF_DBGLEVEL >= 2) {
2536 Dbprintf("4B UID: %02x%02x%02x%02x",
2537 rUIDBCC1[0],
2538 rUIDBCC1[1],
2539 rUIDBCC1[2],
2540 rUIDBCC1[3]
2541 );
2542 }
2543 break;
2544 case 7:
2545 atqa[0] |= 0x40;
2546 sak_7[0] &= 0xFB;
2547 // save CUID
2548 cuid = bytes_to_num(rUIDBCC2, 4);
2549 // CascadeTag, CT
2550 rUIDBCC1[0] = 0x88;
2551 // BCC
2552 rUIDBCC1[4] = rUIDBCC1[0] ^ rUIDBCC1[1] ^ rUIDBCC1[2] ^ rUIDBCC1[3];
2553 rUIDBCC2[4] = rUIDBCC2[0] ^ rUIDBCC2[1] ^ rUIDBCC2[2] ^ rUIDBCC2[3];
2554 if (MF_DBGLEVEL >= 2) {
2555 Dbprintf("7B UID: %02x %02x %02x %02x %02x %02x %02x",
2556 rUIDBCC1[1],
2557 rUIDBCC1[2],
2558 rUIDBCC1[3],
2559 rUIDBCC2[0],
2560 rUIDBCC2[1],
2561 rUIDBCC2[2],
2562 rUIDBCC2[3]
2563 );
2564 }
2565 break;
2566 case 10:
2567 atqa[0] |= 0x80;
2568 sak_10[0] &= 0xFB;
2569 // save CUID
2570 cuid = bytes_to_num(rUIDBCC3, 4);
2571 // CascadeTag, CT
2572 rUIDBCC1[0] = 0x88;
2573 rUIDBCC2[0] = 0x88;
2574 // BCC
2575 rUIDBCC1[4] = rUIDBCC1[0] ^ rUIDBCC1[1] ^ rUIDBCC1[2] ^ rUIDBCC1[3];
2576 rUIDBCC2[4] = rUIDBCC2[0] ^ rUIDBCC2[1] ^ rUIDBCC2[2] ^ rUIDBCC2[3];
2577 rUIDBCC3[4] = rUIDBCC3[0] ^ rUIDBCC3[1] ^ rUIDBCC3[2] ^ rUIDBCC3[3];
2578
2579 if (MF_DBGLEVEL >= 2) {
2580 Dbprintf("10B UID: %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x",
2581 rUIDBCC1[1],
2582 rUIDBCC1[2],
2583 rUIDBCC1[3],
2584 rUIDBCC2[1],
2585 rUIDBCC2[2],
2586 rUIDBCC2[3],
2587 rUIDBCC3[0],
2588 rUIDBCC3[1],
2589 rUIDBCC3[2],
2590 rUIDBCC3[3]
2591 );
2592 }
2593 break;
2594 default:
2595 break;
2596 }
2597 // calc some crcs
2598 ComputeCrc14443(CRC_14443_A, sak_4, 1, &sak_4[1], &sak_4[2]);
2599 ComputeCrc14443(CRC_14443_A, sak_7, 1, &sak_7[1], &sak_7[2]);
2600 ComputeCrc14443(CRC_14443_A, sak_10, 1, &sak_10[1], &sak_10[2]);
2601
2602 // We need to listen to the high-frequency, peak-detected path.
2603 iso14443a_setup(FPGA_HF_ISO14443A_TAGSIM_LISTEN);
2604
2605 // free eventually allocated BigBuf memory but keep Emulator Memory
2606 BigBuf_free_keep_EM();
2607 clear_trace();
2608 set_tracing(TRUE);
2609
2610 bool finished = FALSE;
2611 while (!BUTTON_PRESS() && !finished && !usb_poll_validate_length()) {
2612 WDT_HIT();
2613
2614 // find reader field
2615 if (cardSTATE == MFEMUL_NOFIELD) {
2616 vHf = (MAX_ADC_HF_VOLTAGE * AvgAdc(ADC_CHAN_HF)) >> 10;
2617 if (vHf > MF_MINFIELDV) {
2618 cardSTATE_TO_IDLE();
2619 LED_A_ON();
2620 }
2621 }
2622 if (cardSTATE == MFEMUL_NOFIELD) continue;
2623
2624 // Now, get data
2625 res = EmGetCmd(receivedCmd, &len, receivedCmd_par);
2626 if (res == 2) { //Field is off!
2627 cardSTATE = MFEMUL_NOFIELD;
2628 LEDsoff();
2629 continue;
2630 } else if (res == 1) {
2631 break; // return value 1 means button press
2632 }
2633
2634 // REQ or WUP request in ANY state and WUP in HALTED state
2635 // this if-statement doesn't match the specification above. (iceman)
2636 if (len == 1 && ((receivedCmd[0] == ISO14443A_CMD_REQA && cardSTATE != MFEMUL_HALTED) || receivedCmd[0] == ISO14443A_CMD_WUPA)) {
2637 selTimer = GetTickCount();
2638 EmSendCmdEx(atqa, sizeof(atqa), (receivedCmd[0] == ISO14443A_CMD_WUPA));
2639 cardSTATE = MFEMUL_SELECT1;
2640 crypto1_destroy(pcs);
2641 cardAUTHKEY = 0xff;
2642 LEDsoff();
2643 nonce = prand();
2644 continue;
2645 }
2646
2647 switch (cardSTATE) {
2648 case MFEMUL_NOFIELD:
2649 case MFEMUL_HALTED:
2650 case MFEMUL_IDLE:{
2651 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
2652 break;
2653 }
2654 case MFEMUL_SELECT1:{
2655 if (len == 2 && (receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT && receivedCmd[1] == 0x20)) {
2656 if (MF_DBGLEVEL >= 4) Dbprintf("SELECT ALL received");
2657 EmSendCmd(rUIDBCC1, sizeof(rUIDBCC1));
2658 break;
2659 }
2660 // select card
2661 if (len == 9 &&
2662 ( receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT &&
2663 receivedCmd[1] == 0x70 &&
2664 memcmp(&receivedCmd[2], rUIDBCC1, 4) == 0)) {
2665
2666 // SAK 4b
2667 EmSendCmd(sak_4, sizeof(sak_4));
2668 switch(_UID_LEN){
2669 case 4:
2670 cardSTATE = MFEMUL_WORK;
2671 LED_B_ON();
2672 if (MF_DBGLEVEL >= 4) Dbprintf("--> WORK. anticol1 time: %d", GetTickCount() - selTimer);
2673 continue;
2674 case 7:
2675 case 10:
2676 cardSTATE = MFEMUL_SELECT2;
2677 continue;
2678 default:break;
2679 }
2680 } else {
2681 cardSTATE_TO_IDLE();
2682 }
2683 break;
2684 }
2685 case MFEMUL_SELECT2:{
2686 if (!len) {
2687 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
2688 break;
2689 }
2690 if (len == 2 && (receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT_2 && receivedCmd[1] == 0x20)) {
2691 EmSendCmd(rUIDBCC2, sizeof(rUIDBCC2));
2692 break;
2693 }
2694 if (len == 9 &&
2695 (receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT_2 &&
2696 receivedCmd[1] == 0x70 &&
2697 memcmp(&receivedCmd[2], rUIDBCC2, 4) == 0) ) {
2698
2699 EmSendCmd(sak_7, sizeof(sak_7));
2700 switch(_UID_LEN){
2701 case 7:
2702 cardSTATE = MFEMUL_WORK;
2703 LED_B_ON();
2704 if (MF_DBGLEVEL >= 4) Dbprintf("--> WORK. anticol2 time: %d", GetTickCount() - selTimer);
2705 continue;
2706 case 10:
2707 cardSTATE = MFEMUL_SELECT3;
2708 continue;
2709 default:break;
2710 }
2711 }
2712 cardSTATE_TO_IDLE();
2713 break;
2714 }
2715 case MFEMUL_SELECT3:{
2716 if (!len) {
2717 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
2718 break;
2719 }
2720 if (len == 2 && (receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT_3 && receivedCmd[1] == 0x20)) {
2721 EmSendCmd(rUIDBCC3, sizeof(rUIDBCC3));
2722 break;
2723 }
2724 if (len == 9 &&
2725 (receivedCmd[0] == ISO14443A_CMD_ANTICOLL_OR_SELECT_3 &&
2726 receivedCmd[1] == 0x70 &&
2727 memcmp(&receivedCmd[2], rUIDBCC3, 4) == 0) ) {
2728
2729 EmSendCmd(sak_10, sizeof(sak_10));
2730 cardSTATE = MFEMUL_WORK;
2731 LED_B_ON();
2732 if (MF_DBGLEVEL >= 4) Dbprintf("--> WORK. anticol3 time: %d", GetTickCount() - selTimer);
2733 break;
2734 }
2735 cardSTATE_TO_IDLE();
2736 break;
2737 }
2738 case MFEMUL_AUTH1:{
2739 if( len != 8) {
2740 cardSTATE_TO_IDLE();
2741 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
2742 break;
2743 }
2744
2745 uint32_t nr = bytes_to_num(receivedCmd, 4);
2746 uint32_t ar = bytes_to_num(&receivedCmd[4], 4);
2747
2748 if (doBufResetNext) {
2749 // Reset, lets try again!
2750 Dbprintf("Re-read after previous NR_AR_ATTACK, resetting buffer");
2751 memset(ar_nr_resp, 0x00, sizeof(ar_nr_resp));
2752 memset(ar_nr_collected, 0x00, sizeof(ar_nr_collected));
2753 mM = 0;
2754 doBufResetNext = false;
2755 }
2756
2757 for (uint8_t i = 0; i < ATTACK_KEY_COUNT; i++) {
2758
2759 if ( ar_nr_collected[i+mM] == 0 || (
2760 (cardAUTHSC == ar_nr_resp[i+mM].sector) &&
2761 (cardAUTHKEY == ar_nr_resp[i+mM].keytype) &&
2762 (ar_nr_collected[i+mM] > 0)
2763 )
2764 ) {
2765
2766 // if first auth for sector, or matches sector and keytype of previous auth
2767 if (ar_nr_collected[i+mM] < 2) {
2768 // if we haven't already collected 2 nonces for this sector
2769 if (ar_nr_resp[ar_nr_collected[i+mM]].ar != ar) {
2770 // Avoid duplicates... probably not necessary, ar should vary.
2771 if (ar_nr_collected[i+mM]==0) {
2772 // first nonce collect
2773 ar_nr_resp[i+mM].cuid = cuid;
2774 ar_nr_resp[i+mM].sector = cardAUTHSC;
2775 ar_nr_resp[i+mM].keytype = cardAUTHKEY;
2776 ar_nr_resp[i+mM].nonce = nonce;
2777 ar_nr_resp[i+mM].nr = nr;
2778 ar_nr_resp[i+mM].ar = ar;
2779 nonce1_count++;
2780 // add this nonce to first moebius nonce
2781 ar_nr_resp[i+ATTACK_KEY_COUNT].cuid = cuid;
2782 ar_nr_resp[i+ATTACK_KEY_COUNT].sector = cardAUTHSC;
2783 ar_nr_resp[i+ATTACK_KEY_COUNT].keytype = cardAUTHKEY;
2784 ar_nr_resp[i+ATTACK_KEY_COUNT].nonce = nonce;
2785 ar_nr_resp[i+ATTACK_KEY_COUNT].nr = nr;
2786 ar_nr_resp[i+ATTACK_KEY_COUNT].ar = ar;
2787 ar_nr_collected[i+ATTACK_KEY_COUNT]++;
2788 } else { // second nonce collect (std and moebius)
2789 ar_nr_resp[i+mM].nonce2 = nonce;
2790 ar_nr_resp[i+mM].nr2 = nr;
2791 ar_nr_resp[i+mM].ar2 = ar;
2792 if (!gettingMoebius) {
2793 nonce2_count++;
2794 // check if this was the last second nonce we need for std attack
2795 if ( nonce2_count == nonce1_count ) {
2796 // done collecting std test switch to moebius
2797 // first finish incrementing last sample
2798 ar_nr_collected[i+mM]++;
2799 // switch to moebius collection
2800 gettingMoebius = true;
2801 mM = ATTACK_KEY_COUNT;
2802 break;
2803 }
2804 } else {
2805 moebius_n_count++;
2806 // if we've collected all the nonces we need - finish.
2807
2808 if (nonce1_count == moebius_n_count) {
2809 cmd_send(CMD_ACK, CMD_SIMULATE_MIFARE_CARD, 0, 0, &ar_nr_resp, sizeof(ar_nr_resp));
2810 nonce1_count = 0;
2811 nonce2_count = 0;
2812 moebius_n_count = 0;
2813 gettingMoebius = false;
2814 doBufResetNext = true;
2815 finished = ( ((flags & FLAG_INTERACTIVE) == FLAG_INTERACTIVE));
2816 }
2817 }
2818 }
2819 ar_nr_collected[i+mM]++;
2820 }
2821 }
2822 // we found right spot for this nonce stop looking
2823 break;
2824 }
2825 }
2826
2827
2828 /*
2829 // Collect AR/NR
2830 // if(ar_nr_collected < 2 && cardAUTHSC == 2){
2831 if(ar_nr_collected < 2) {
2832 // if(ar_nr_responses[2] != nr) {
2833 ar_nr_responses[ar_nr_collected*4] = cuid;
2834 ar_nr_responses[ar_nr_collected*4+1] = nonce;
2835 ar_nr_responses[ar_nr_collected*4+2] = nr;
2836 ar_nr_responses[ar_nr_collected*4+3] = ar;
2837 ar_nr_collected++;
2838 // }
2839
2840 // Interactive mode flag, means we need to send ACK
2841 finished = ( ((flags & FLAG_INTERACTIVE) == FLAG_INTERACTIVE)&& ar_nr_collected == 2);
2842 }
2843
2844 crypto1_word(pcs, ar , 1);
2845 cardRr = nr ^ crypto1_word(pcs, 0, 0);
2846
2847 test if auth OK
2848 if (cardRr != prng_successor(nonce, 64)){
2849
2850 if (MF_DBGLEVEL >= 4) Dbprintf("AUTH FAILED for sector %d with key %c. cardRr=%08x, succ=%08x",
2851 cardAUTHSC, cardAUTHKEY == 0 ? 'A' : 'B',
2852 cardRr, prng_successor(nonce, 64));
2853 Shouldn't we respond anything here?
2854 Right now, we don't nack or anything, which causes the
2855 reader to do a WUPA after a while. /Martin
2856 -- which is the correct response. /piwi
2857 cardSTATE_TO_IDLE();
2858 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
2859 break;
2860 }
2861 */
2862
2863 ans = prng_successor(nonce, 96) ^ crypto1_word(pcs, 0, 0);
2864 num_to_bytes(ans, 4, rAUTH_AT);
2865 EmSendCmd(rAUTH_AT, sizeof(rAUTH_AT));
2866 LED_C_ON();
2867
2868 if (MF_DBGLEVEL >= 4) {
2869 Dbprintf("AUTH COMPLETED for sector %d with key %c. time=%d",
2870 cardAUTHSC,
2871 cardAUTHKEY == 0 ? 'A' : 'B',
2872 GetTickCount() - authTimer
2873 );
2874 }
2875 cardSTATE = MFEMUL_WORK;
2876 break;
2877 }
2878 case MFEMUL_WORK:{
2879 if (len == 0) {
2880 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
2881 break;
2882 }
2883 bool encrypted_data = (cardAUTHKEY != 0xFF) ;
2884
2885 if(encrypted_data)
2886 mf_crypto1_decrypt(pcs, receivedCmd, len);
2887
2888 if (len == 4 && (receivedCmd[0] == MIFARE_AUTH_KEYA ||
2889 receivedCmd[0] == MIFARE_AUTH_KEYB) ) {
2890
2891 authTimer = GetTickCount();
2892 cardAUTHSC = receivedCmd[1] / 4; // received block num
2893 cardAUTHKEY = receivedCmd[0] - 0x60; // & 1
2894 crypto1_destroy(pcs);
2895 crypto1_create(pcs, emlGetKey(cardAUTHSC, cardAUTHKEY));
2896
2897 if (!encrypted_data) {
2898 // first authentication
2899 crypto1_word(pcs, cuid ^ nonce, 0);// Update crypto state
2900 num_to_bytes(nonce, 4, rAUTH_AT); // Send nonce
2901
2902 if (MF_DBGLEVEL >= 4) Dbprintf("Reader authenticating for block %d (0x%02x) with key %d",receivedCmd[1] ,receivedCmd[1],cardAUTHKEY );
2903
2904 } else {
2905 // nested authentication
2906 ans = nonce ^ crypto1_word(pcs, cuid ^ nonce, 0);
2907 num_to_bytes(ans, 4, rAUTH_AT);
2908
2909 if (MF_DBGLEVEL >= 4) Dbprintf("Reader doing nested authentication for block %d (0x%02x) with key %d",receivedCmd[1] ,receivedCmd[1],cardAUTHKEY );
2910 }
2911
2912 EmSendCmd(rAUTH_AT, sizeof(rAUTH_AT));
2913 cardSTATE = MFEMUL_AUTH1;
2914 break;
2915 }
2916
2917 // rule 13 of 7.5.3. in ISO 14443-4. chaining shall be continued
2918 // BUT... ACK --> NACK
2919 if (len == 1 && receivedCmd[0] == CARD_ACK) {
2920 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
2921 break;
2922 }
2923
2924 // rule 12 of 7.5.3. in ISO 14443-4. R(NAK) --> R(ACK)
2925 if (len == 1 && receivedCmd[0] == CARD_NACK_NA) {
2926 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_ACK));
2927 break;
2928 }
2929
2930 if(len != 4) {
2931 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
2932 break;
2933 }
2934
2935 if ( receivedCmd[0] == ISO14443A_CMD_READBLOCK ||
2936 receivedCmd[0] == ISO14443A_CMD_WRITEBLOCK ||
2937 receivedCmd[0] == MIFARE_CMD_INC ||
2938 receivedCmd[0] == MIFARE_CMD_DEC ||
2939 receivedCmd[0] == MIFARE_CMD_RESTORE ||
2940 receivedCmd[0] == MIFARE_CMD_TRANSFER ) {
2941
2942 if (receivedCmd[1] >= 16 * 4) {
2943 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
2944 if (MF_DBGLEVEL >= 4) Dbprintf("Reader tried to operate (0x%02) on out of range block: %d (0x%02x), nacking",receivedCmd[0],receivedCmd[1],receivedCmd[1]);
2945 break;
2946 }
2947
2948 if (receivedCmd[1] / 4 != cardAUTHSC) {
2949 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
2950 if (MF_DBGLEVEL >= 4) Dbprintf("Reader tried to operate (0x%02) on block (0x%02x) not authenticated for (0x%02x), nacking",receivedCmd[0],receivedCmd[1],cardAUTHSC);
2951 break;
2952 }
2953 }
2954 // read block
2955 if (receivedCmd[0] == ISO14443A_CMD_READBLOCK) {
2956 if (MF_DBGLEVEL >= 4) Dbprintf("Reader reading block %d (0x%02x)", receivedCmd[1], receivedCmd[1]);
2957
2958 emlGetMem(response, receivedCmd[1], 1);
2959 AppendCrc14443a(response, 16);
2960 mf_crypto1_encrypt(pcs, response, 18, response_par);
2961 EmSendCmdPar(response, 18, response_par);
2962 numReads++;
2963 if(exitAfterNReads > 0 && numReads >= exitAfterNReads) {
2964 Dbprintf("%d reads done, exiting", numReads);
2965 finished = true;
2966 }
2967 break;
2968 }
2969 // write block
2970 if (receivedCmd[0] == ISO14443A_CMD_WRITEBLOCK) {
2971 if (MF_DBGLEVEL >= 4) Dbprintf("RECV 0xA0 write block %d (%02x)", receivedCmd[1], receivedCmd[1]);
2972 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_ACK));
2973 cardSTATE = MFEMUL_WRITEBL2;
2974 cardWRBL = receivedCmd[1];
2975 break;
2976 }
2977 // increment, decrement, restore
2978 if ( receivedCmd[0] == MIFARE_CMD_INC ||
2979 receivedCmd[0] == MIFARE_CMD_DEC ||
2980 receivedCmd[0] == MIFARE_CMD_RESTORE) {
2981
2982 if (MF_DBGLEVEL >= 4) Dbprintf("RECV 0x%02x inc(0xC1)/dec(0xC0)/restore(0xC2) block %d (%02x)",receivedCmd[0], receivedCmd[1], receivedCmd[1]);
2983
2984 if (emlCheckValBl(receivedCmd[1])) {
2985 if (MF_DBGLEVEL >= 4) Dbprintf("Reader tried to operate on block, but emlCheckValBl failed, nacking");
2986 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
2987 break;
2988 }
2989 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_ACK));
2990 if (receivedCmd[0] == MIFARE_CMD_INC) cardSTATE = MFEMUL_INTREG_INC;
2991 if (receivedCmd[0] == MIFARE_CMD_DEC) cardSTATE = MFEMUL_INTREG_DEC;
2992 if (receivedCmd[0] == MIFARE_CMD_RESTORE) cardSTATE = MFEMUL_INTREG_REST;
2993 cardWRBL = receivedCmd[1];
2994 break;
2995 }
2996 // transfer
2997 if (receivedCmd[0] == MIFARE_CMD_TRANSFER) {
2998 if (MF_DBGLEVEL >= 4) Dbprintf("RECV 0x%02x transfer block %d (%02x)", receivedCmd[0], receivedCmd[1], receivedCmd[1]);
2999 if (emlSetValBl(cardINTREG, cardINTBLOCK, receivedCmd[1]))
3000 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
3001 else
3002 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_ACK));
3003 break;
3004 }
3005 // halt
3006 if (receivedCmd[0] == ISO14443A_CMD_HALT && receivedCmd[1] == 0x00) {
3007 LED_B_OFF();
3008 LED_C_OFF();
3009 cardSTATE = MFEMUL_HALTED;
3010 if (MF_DBGLEVEL >= 4) Dbprintf("--> HALTED. Selected time: %d ms", GetTickCount() - selTimer);
3011 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
3012 break;
3013 }
3014 // RATS
3015 if (receivedCmd[0] == ISO14443A_CMD_RATS) {
3016 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
3017 break;
3018 }
3019 // command not allowed
3020 if (MF_DBGLEVEL >= 4) Dbprintf("Received command not allowed, nacking");
3021 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
3022 break;
3023 }
3024 case MFEMUL_WRITEBL2:{
3025 if (len == 18) {
3026 mf_crypto1_decrypt(pcs, receivedCmd, len);
3027 emlSetMem(receivedCmd, cardWRBL, 1);
3028 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_ACK));
3029 cardSTATE = MFEMUL_WORK;
3030 } else {
3031 cardSTATE_TO_IDLE();
3032 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
3033 }
3034 break;
3035 }
3036 case MFEMUL_INTREG_INC:{
3037 mf_crypto1_decrypt(pcs, receivedCmd, len);
3038 memcpy(&ans, receivedCmd, 4);
3039 if (emlGetValBl(&cardINTREG, &cardINTBLOCK, cardWRBL)) {
3040 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
3041 cardSTATE_TO_IDLE();
3042 break;
3043 }
3044 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
3045 cardINTREG = cardINTREG + ans;
3046 cardSTATE = MFEMUL_WORK;
3047 break;
3048 }
3049 case MFEMUL_INTREG_DEC:{
3050 mf_crypto1_decrypt(pcs, receivedCmd, len);
3051 memcpy(&ans, receivedCmd, 4);
3052 if (emlGetValBl(&cardINTREG, &cardINTBLOCK, cardWRBL)) {
3053 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
3054 cardSTATE_TO_IDLE();
3055 break;
3056 }
3057 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
3058 cardINTREG = cardINTREG - ans;
3059 cardSTATE = MFEMUL_WORK;
3060 break;
3061 }
3062 case MFEMUL_INTREG_REST:{
3063 mf_crypto1_decrypt(pcs, receivedCmd, len);
3064 memcpy(&ans, receivedCmd, 4);
3065 if (emlGetValBl(&cardINTREG, &cardINTBLOCK, cardWRBL)) {
3066 EmSend4bit(mf_crypto1_encrypt4bit(pcs, CARD_NACK_NA));
3067 cardSTATE_TO_IDLE();
3068 break;
3069 }
3070 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, TRUE);
3071 cardSTATE = MFEMUL_WORK;
3072 break;
3073 }
3074 }
3075 }
3076
3077 // Interactive mode flag, means we need to send ACK
3078 /*
3079 if((flags & FLAG_INTERACTIVE) == FLAG_INTERACTIVE && flags & FLAG_NR_AR_ATTACK == FLAG_NR_AR_ATTACK) {
3080 // May just aswell send the collected ar_nr in the response aswell
3081 uint8_t len = ar_nr_collected * 4 * 4;
3082 cmd_send(CMD_ACK, CMD_SIMULATE_MIFARE_CARD, len, 0, &ar_nr_responses, len);
3083 }
3084 */
3085
3086 if( ((flags & FLAG_NR_AR_ATTACK) == FLAG_NR_AR_ATTACK ) && MF_DBGLEVEL >= 1 ) {
3087 for ( uint8_t i = 0; i < ATTACK_KEY_COUNT; i++) {
3088 if (ar_nr_collected[i] == 2) {
3089 Dbprintf("Collected two pairs of AR/NR which can be used to extract %s from reader for sector %d:", (i<ATTACK_KEY_COUNT/2) ? "keyA" : "keyB", ar_nr_resp[i].sector);
3090 Dbprintf("../tools/mfkey/mfkey32 %08x %08x %08x %08x %08x %08x",
3091 ar_nr_resp[i].cuid, //UID
3092 ar_nr_resp[i].nonce, //NT
3093 ar_nr_resp[i].nr, //NR1
3094 ar_nr_resp[i].ar, //AR1
3095 ar_nr_resp[i].nr2, //NR2
3096 ar_nr_resp[i].ar2 //AR2
3097 );
3098 }
3099 }
3100 for ( uint8_t i = ATTACK_KEY_COUNT; i < ATTACK_KEY_COUNT*2; i++) {
3101 if (ar_nr_collected[i] == 2) {
3102 Dbprintf("Collected two pairs of AR/NR which can be used to extract %s from reader for sector %d:", (i<ATTACK_KEY_COUNT/2) ? "keyA" : "keyB", ar_nr_resp[i].sector);
3103 Dbprintf("../tools/mfkey/mfkey32v2 %08x %08x %08x %08x %08x %08x %08x",
3104 ar_nr_resp[i].cuid, //UID
3105 ar_nr_resp[i].nonce, //NT
3106 ar_nr_resp[i].nr, //NR1
3107 ar_nr_resp[i].ar, //AR1
3108 ar_nr_resp[i].nonce2,//NT2
3109 ar_nr_resp[i].nr2, //NR2
3110 ar_nr_resp[i].ar2 //AR2
3111 );
3112 }
3113 }
3114 }
3115
3116 if (MF_DBGLEVEL >= 1)
3117 Dbprintf("Emulator stopped. Tracing: %d trace length: %d ", tracing, BigBuf_get_traceLen());
3118
3119 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
3120 LEDsoff();
3121 set_tracing(FALSE);
3122 }
3123
3124
3125 //-----------------------------------------------------------------------------
3126 // MIFARE sniffer.
3127 //
3128 // if no activity for 2sec, it sends the collected data to the client.
3129 //-----------------------------------------------------------------------------
3130 // "hf mf sniff"
3131 void RAMFUNC SniffMifare(uint8_t param) {
3132
3133 LEDsoff();
3134
3135 // free eventually allocated BigBuf memory
3136 BigBuf_free(); BigBuf_Clear_ext(false);
3137 clear_trace();
3138 set_tracing(TRUE);
3139
3140 // The command (reader -> tag) that we're receiving.
3141 uint8_t receivedCmd[MAX_MIFARE_FRAME_SIZE] = {0x00};
3142 uint8_t receivedCmdPar[MAX_MIFARE_PARITY_SIZE] = {0x00};
3143
3144 // The response (tag -> reader) that we're receiving.
3145 uint8_t receivedResponse[MAX_MIFARE_FRAME_SIZE] = {0x00};
3146 uint8_t receivedResponsePar[MAX_MIFARE_PARITY_SIZE] = {0x00};
3147
3148 iso14443a_setup(FPGA_HF_ISO14443A_SNIFFER);
3149
3150 // allocate the DMA buffer, used to stream samples from the FPGA
3151 // [iceman] is this sniffed data unsigned?
3152 uint8_t *dmaBuf = BigBuf_malloc(DMA_BUFFER_SIZE);
3153 uint8_t *data = dmaBuf;
3154 uint8_t previous_data = 0;
3155 int maxDataLen = 0;
3156 int dataLen = 0;
3157 bool ReaderIsActive = FALSE;
3158 bool TagIsActive = FALSE;
3159
3160 // Set up the demodulator for tag -> reader responses.
3161 DemodInit(receivedResponse, receivedResponsePar);
3162
3163 // Set up the demodulator for the reader -> tag commands
3164 UartInit(receivedCmd, receivedCmdPar);
3165
3166 // Setup and start DMA.
3167 // set transfer address and number of bytes. Start transfer.
3168 if ( !FpgaSetupSscDma((uint8_t*) dmaBuf, DMA_BUFFER_SIZE) ){
3169 if (MF_DBGLEVEL > 1) Dbprintf("FpgaSetupSscDma failed. Exiting");
3170 return;
3171 }
3172
3173 LED_D_OFF();
3174
3175 MfSniffInit();
3176
3177 // And now we loop, receiving samples.
3178 for(uint32_t sniffCounter = 0;; ) {
3179
3180 LED_A_ON();
3181 WDT_HIT();
3182
3183 if(BUTTON_PRESS()) {
3184 DbpString("cancelled by button");
3185 break;
3186 }
3187
3188 if ((sniffCounter & 0x0000FFFF) == 0) { // from time to time
3189 // check if a transaction is completed (timeout after 2000ms).
3190 // if yes, stop the DMA transfer and send what we have so far to the client
3191 if (MfSniffSend(2000)) {
3192 // Reset everything - we missed some sniffed data anyway while the DMA was stopped
3193 sniffCounter = 0;
3194 data = dmaBuf;
3195 maxDataLen = 0;
3196 ReaderIsActive = FALSE;
3197 TagIsActive = FALSE;
3198 // Setup and start DMA. set transfer address and number of bytes. Start transfer.
3199 if ( !FpgaSetupSscDma((uint8_t*) dmaBuf, DMA_BUFFER_SIZE) ){
3200 if (MF_DBGLEVEL > 1) Dbprintf("FpgaSetupSscDma failed. Exiting");
3201 return;
3202 }
3203 }
3204 }
3205
3206 int register readBufDataP = data - dmaBuf; // number of bytes we have processed so far
3207 int register dmaBufDataP = DMA_BUFFER_SIZE - AT91C_BASE_PDC_SSC->PDC_RCR; // number of bytes already transferred
3208
3209 if (readBufDataP <= dmaBufDataP) // we are processing the same block of data which is currently being transferred
3210 dataLen = dmaBufDataP - readBufDataP; // number of bytes still to be processed
3211 else
3212 dataLen = DMA_BUFFER_SIZE - readBufDataP + dmaBufDataP; // number of bytes still to be processed
3213
3214 // test for length of buffer
3215 if(dataLen > maxDataLen) { // we are more behind than ever...
3216 maxDataLen = dataLen;
3217 if(dataLen > (9 * DMA_BUFFER_SIZE / 10)) {
3218 Dbprintf("blew circular buffer! dataLen=0x%x", dataLen);
3219 break;
3220 }
3221 }
3222 if(dataLen < 1) continue;
3223
3224 // primary buffer was stopped ( <-- we lost data!
3225 if (!AT91C_BASE_PDC_SSC->PDC_RCR) {
3226 AT91C_BASE_PDC_SSC->PDC_RPR = (uint32_t) dmaBuf;
3227 AT91C_BASE_PDC_SSC->PDC_RCR = DMA_BUFFER_SIZE;
3228 Dbprintf("RxEmpty ERROR, data length:%d", dataLen); // temporary
3229 }
3230 // secondary buffer sets as primary, secondary buffer was stopped
3231 if (!AT91C_BASE_PDC_SSC->PDC_RNCR) {
3232 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) dmaBuf;
3233 AT91C_BASE_PDC_SSC->PDC_RNCR = DMA_BUFFER_SIZE;
3234 }
3235
3236 LED_A_OFF();
3237
3238 if (sniffCounter & 0x01) {
3239
3240 // no need to try decoding tag data if the reader is sending
3241 if(!TagIsActive) {
3242 uint8_t readerdata = (previous_data & 0xF0) | (*data >> 4);
3243 if(MillerDecoding(readerdata, (sniffCounter-1)*4)) {
3244 LED_C_INV();
3245
3246 if (MfSniffLogic(receivedCmd, Uart.len, Uart.parity, Uart.bitCount, TRUE)) break;
3247
3248 UartInit(receivedCmd, receivedCmdPar);
3249 DemodReset();
3250 }
3251 ReaderIsActive = (Uart.state != STATE_UNSYNCD);
3252 }
3253
3254 // no need to try decoding tag data if the reader is sending
3255 if(!ReaderIsActive) {
3256 uint8_t tagdata = (previous_data << 4) | (*data & 0x0F);
3257 if(ManchesterDecoding(tagdata, 0, (sniffCounter-1)*4)) {
3258 LED_C_INV();
3259
3260 if (MfSniffLogic(receivedResponse, Demod.len, Demod.parity, Demod.bitCount, FALSE)) break;
3261
3262 DemodReset();
3263 UartInit(receivedCmd, receivedCmdPar);
3264 }
3265 TagIsActive = (Demod.state != DEMOD_UNSYNCD);
3266 }
3267 }
3268
3269 previous_data = *data;
3270 sniffCounter++;
3271 data++;
3272
3273 if(data == dmaBuf + DMA_BUFFER_SIZE)
3274 data = dmaBuf;
3275
3276 } // main cycle
3277
3278 if (MF_DBGLEVEL >= 1) Dbprintf("maxDataLen=%x, Uart.state=%x, Uart.len=%x", maxDataLen, Uart.state, Uart.len);
3279
3280 FpgaDisableSscDma();
3281 MfSniffEnd();
3282 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
3283 LEDsoff();
3284 set_tracing(FALSE);
3285 }
Impressum, Datenschutz