]> git.zerfleddert.de Git - rsbs2/blobdiff - bmc/chassis.c
use 20kHz as I2C frequency
[rsbs2] / bmc / chassis.c
index e2d26f6f5a00495e8a6425c92d1f27e09d846e8d..2259d8605eed30ce49c067f789573d5b7453aa0b 100644 (file)
@@ -2,6 +2,7 @@
 #include <avr/interrupt.h>
 #include <stdio.h>
 
+#include "config.h"
 #include "chassis.h"
 
 #ifdef __AVR_ATmega16__
@@ -23,6 +24,7 @@
 
 static volatile int power_cnt = 0;
 static volatile int reset_cnt = 0;
+static volatile int power_cycle = 0;
 
 static void chassis_set_pins(uint8_t pins, uint8_t state);
 
@@ -78,23 +80,31 @@ static void chassis_reset(int msec)
 
 void chassis_control(unsigned char action)
 {
+       uint8_t old_SREG = SREG;
+
 #ifdef DEBUG
        printf("Chassis control 0x%02x\n", action);
 #endif
 
        switch(action) {
                case CHASSIS_ACTION_POWER_DOWN:
-                       chassis_power(5000);
+                       chassis_power(POWERDOWN_TIME_MS);
                        break;
 
                case CHASSIS_ACTION_POWER_UP:
-                       chassis_power(500);
+                       chassis_power(POWERUP_TIME_MS);
                        break;
 
                case CHASSIS_ACTION_HARD_RESET:
-                       chassis_reset(500);
+                       chassis_reset(RESET_TIME_MS);
                        break;
 
+               case CHASSIS_ACTION_POWER_CYCLE:
+                       cli();
+                       power_cycle = POWER_CYCLE_PAUSE_MS;
+                       SREG = old_SREG;
+                       chassis_power(POWERDOWN_TIME_MS);
+
                default:
 #ifdef DEBUG
                        printf("Unimplemented chassis action 0x%02x\n", action);
@@ -110,6 +120,13 @@ ISR(TIMER0_COMP_vect)
 
                if (!power_cnt)
                        chassis_set_pins((1<<POWER_PIN), 0);
+       } else if (power_cycle) {
+               power_cycle--;
+
+               if (!power_cycle) {
+                       chassis_set_pins((1<<POWER_PIN), 1);
+                       power_cnt = POWERUP_TIME_MS;
+               }
        }
        if (reset_cnt) {
                reset_cnt--;
Impressum, Datenschutz